- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97893 > EDS1232AABB-75L SDRAM|4X1MX32|CMOS|BGA|90PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | EDS1232AABB-75L |
| 英文描述： | SDRAM|4X1MX32|CMOS|BGA|90PIN|PLASTIC |
| 中文描述： | 內(nèi)存| 4X1MX32 |的CMOS | BGA封裝| 90PIN |塑料 |
| 文件頁數(shù)： | 38/55頁 |
| 文件大小： | 570K |
| 代理商： | EDS1232AABB-75L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
EDS1232AABB, EDS1232AATA
Data Sheet E0205E30 (Ver. 3.0)
43
Refresh
Auto-refresh
All the banks must be precharged before executing an auto-refresh command. Since the auto-refresh command
updates the internal counter every time it is executed and determines the banks and the ROW addresses to be
refreshed, external address specification is not required. The refresh cycles are required to refresh all the ROW
addresses within tREF (max.).
The output buffer becomes High-Z after auto-refresh start.
In addition, since a
precharge has been completed by an internal operation after the auto-refresh, an additional precharge operation by
the precharge command is not required.
Self-refresh
After executing a self-refresh command, the self-refresh operation continues while CKE is held Low. During self-
refresh operation, all ROW addresses are refreshed by the internal refresh timer. A self-refresh is terminated by a
self-refresh exit command. Before and after self-refresh mode, execute auto-refresh to all refresh addresses in or
within tREF (max.) period on the condition 1 and 2 below.
1. Enter self-refresh mode within time as below* after either burst refresh or distributed refresh at equal interval to
all refresh addresses are completed.
2. Start burst refresh or distributed refresh at equal interval to all refresh addresses within time as below*after
exiting from self-refresh mode.
Note: tREF (max.) / refresh cycles.
Others
The SDRAM enters power-down mode when CKE goes Low in the IDLE state.
In power down mode, power
consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held
Low. In addition, by setting CKE to High, the SDRAM exits from the power down mode, and command input is
enabled from the next clock. In this mode, internal refresh is not performed.
Clock suspend mode
By driving CKE to Low during a bank active or read/write operation, the SDRAM enters clock suspend mode. During
clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven
High, the SDRAM terminates clock suspend mode, and command input is enabled from the next clock. For details,
refer to the "CKE Truth Table".
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EF6804P2PVD | Quad 125MHz Video Current Feedback Amplifier with Disable; Temperature Range: -40°C to 85°C; Package: 20-SOIC |
| EF6805P2FNV | Quad 125MHz Video Current Feedback Amplifier with Disable; Temperature Range: -40°C to 85°C; Package: 20-SOIC T&R |
| EF6805P2FNVD | Quad 125MHz Video Current Feedback Amplifier with Disable; Temperature Range: -40°C to 85°C; Package: 20-PDIP |
| EF6805P2PV | 64ns Sample and Hold Amplifier; Temperature Range: -40°C to 85°C; Package: 8-SOIC |
| EF6805P2PVD | High Slew Rate Operational Amplifier; Temperature Range: -55°C to 125°C; Package: 8-CerDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS1232AABB-75L-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AASE | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
| EDS1232AASE-60-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
| EDS1232AASE-60L-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
| EDS1232AASE-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
發(fā)布緊急采購，3分鐘左右您將得到回復。