參數(shù)資料
型號: DS31412N
廠商: Maxim Integrated Products
文件頁數(shù): 19/89頁
文件大?。?/td> 0K
描述: IC 12CH DS3/3 FRAMER 349-BGA
標準包裝: 1
控制器類型: DS3/E3 調(diào)幀器
接口: LIU
電源電壓: 3.135 V ~ 3.465 V
電流 - 電源: 960mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 349-BGA 裸露焊盤
供應商設備封裝: 349-HCBGA(27x27)
包裝: 托盤
DS3146/DS3146/DS31412 6-/8-/12-Channel DS3/E3 Framers
26 of 89
Register Name:
MC4
Register Description:
Master Configuration Register 4
Register Address:
04h
Bit #
7
6
5
4
3
2
1
0
Name
RDENMS
ROOFI
RLOSI
RDATH
RSOFI
ROCLKI
RDATI
RDENI
Default
0
1
0
Bit 0: RDEN Invert Enable (RDENI)
0 = do not invert the RDEN signal (normal mode)
1 = invert the RDEN signal (inverted mode)
Bit 1: RDAT Invert Enable (RDATI)
0 = do not invert the RDAT signal (normal mode)
1 = invert the RDAT signal (inverted mode)
Bit 2: ROCLK Invert Enable (ROCLKI)
0 = do not invert the ROCLK signal (normal mode)
1 = invert the ROCLK signal (inverted mode)
Bit 3: RSOF Invert Enable (RSOFI)
0 = do not invert the RSOF signal (normal mode)
1 = invert the RSOF signal (inverted mode)
Bit 4: RDAT Force High (RDATH). This bit is set to logic 1 at reset, which puts an all-ones signal on the RDAT
pin. This pin should be cleared once the device has framed to a valid signal. The RDAT pin can be forced low by
setting both the RDATH and RDATI control bits.
0 = do not force RDAT high (normal mode)
1 = force RDAT high (default reset mode)
Bit 5: RLOS Invert Enable (RLOSI)
0 = do not invert the RLOS signal (normal mode)
1 = invert the RLOS signal (inverted mode)
Bit 6: ROOF Invert Enable (ROOFI)
0 = do not invert the ROOF signal (normal mode)
1 = invert the ROOF signal (inverted mode)
Bit 7: Receive Data-Enable Mode Select (RDENMS). When this bit is logic 0, the RDEN/RGCLK output has the
RDEN (data enable) function. RDEN asserts during payload bit times and de-asserts during overhead bit times.
When this bit is logic 1, RDEN/RGCLK has the RGCLK (gapped clock) function. RGCLK pulses during payload bit
times and is suppressed during overhead bit times. See Figure 5-2 for timing information.
0 = RDEN (data enable) mode
1 = RGCLK (gapped clock) mode
相關PDF資料
PDF描述
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
DS3164+ IC ATM/PACKET PHY QUAD 400-BGA
DS3170+ IC TXRX DS3/E3 100-CSBGA
DS3172N+ IC TXRX DS3/E3 DUAL 400-BGA
相關代理商/技術參數(shù)
參數(shù)描述
DS31415 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock
DS31415_1107 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock
DS31415DK 功能描述:網(wǎng)絡開發(fā)工具 DS31415 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
DS31415GN+ 制造商:Microsemi Corporation 功能描述:SINGLE DPLL TIMING IC W/APLL & 1588 CLOCK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:SINGLE DPLL TIMING IC W/APLL & 1588 CLOCK - Rail/Tube 制造商:Microsemi 功能描述:DPLL 256-Pin CSBGA
DS3141N 功能描述:網(wǎng)絡控制器與處理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray