- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7194KSTZ (Analog Devices Inc)IC ENCODER VIDEO EXT-10 80-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV7194KSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/69頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER VIDEO EXT-10 80-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 視頻編碼器 |
| 應(yīng)用： | DVD，視頻，多媒體 |
| 電壓 - 電源，模擬： | 3.3 V ~ 5 V |
| 電壓 - 電源，數(shù)字： | 3.3 V ~ 5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
ADV7194
–36–
REV. A
Chroma Delay Control (MR95–MR97)
The Chroma signal can be delayed by up to eight clock cycles
at 27 MHz using MR94–95. For further information see also
the Chroma/Luma Delay section.
TIMING REGISTER 0 (TR07–TR00)
(Address (SR4–SR0) = 0AH)
Figure 66 shows the various operations under the control of
Timing Register 0. This register can be read from as well as
written to.
TR0 BIT DESCRIPTION
Master/Slave Control (TR00)
This bit controls whether the ADV7194 is in master or slave mode.
Timing Mode Selection (TR01–TR02)
These bits control the timing mode of the ADV7194. These
modes are described in more detail in the Timing and Con-
trol section of the data sheet.
BLANK Input Control (TR03)
This bit controls whether the
BLANK input is used to accept
blank signals or whether blank signals are internally generated.
Note: When this input pin is tied high (to 5 V), the input is dis-
abled regardless of the register setting. It, therefore, should be
tied low (to Ground) to allow control over the I
2C register.
Luma Delay (TR04–TR05)
The luma signal can be delayed by up to 222 ns (or six clock
cycles at 27 MHz) using TR04–05. For further information see
Chroma/Luma Delay section.
Min Luminance Value (TR06)
This bit is used to control the minimum luma output value
by the ADV7194. When this bit is set to a Logic 1, the luma is
limited to 7IRE below the blank level. When this bit is set to (0),
the luma value can be as low as the sync bottom level.
Timing Register Reset (TR07)
Toggling TR07 from low to high and low again resets the inter-
nal timing counters. This bit should be toggled after power-up,
reset or changing to a new timing mode.
TIMING REGISTER 1
(TR17–TR10)
(Address (SR4–SR0) = 0BH)
Timing Register 1 is an 8-bit-wide register.
Figure 67 shows the various operations under the control of
Timing Register 1. This register can be read from as well written
to. This register can be used to adjust the width and position of
the master mode timing signals.
TR1 BIT DESCRIPTION
HSYNC Width (TR10–TR11)
These bits adjust the
HSYNC pulsewidth.
TPCLK = one clock cycle at 27 MHz.
HSYNC to VSYNC Delay Control (TR13–TR12)
These bits adjust the position of the
HSYNC output relative to
the VSYNC output.
TPCLK = one clock cycle at 27 MHz.
HSYNC to VSYNC Rising Edge Control (TR14–TR15)
When the ADV7194 is in Timing Mode 1, these bits adjust the
position of the
HSYNC output relative to the VSYNC output ris-
ing edge.
TPCLK = one clock cycle at 27 MHz.
VSYNC Width (TR14–TR15)
When the ADV7194 is congured in Timing Mode 2, these bits
adjust the
VSYNC pulsewidth.
TPCLK = one clock cycle at 27 MHz.
HSYNC to Pixel Data Adjust (TR16–TR17)
This enables the
HSYNC to be adjusted with respect to the
pixel data. This allows the Cr and Cb components to be swapped.
This adjustment is available in both master and slave timing
modes.
TPCLK = one clock cycle at 27 MHz.
MR97
MR96
MR95
MR94
MR93
MR92
MR91
MR90
ZERO MUST
BE WRITTEN
TO THESE BITS
MR97 MR96
CHROMA
DELAY CONTROL
MR95 MR94
0
0ns DELAY
0
1
148ns DELAY
1
0
296ns DELAY
1
RESERVED
UNDERSHOOT
LIMITER
MR91 MR90
0
DISABLED
01
–11 IRE
10
–6 IRE
11
–1.5 IRE
0
DISABLE
1
ENABLE
MR93
BLACK BURST
LUMA DAC
0
DISABLE
1
ENABLE
MR92
BLACK BURST
Y-DAC
Figure 65. Mode Register 9, MR9
TR07
TR06
TR05
TR04
TR03
TR02
TR01
TR00
0
LUMA MIN =
SYNC BOTTOM
1
LUMA MIN =
BLANK –7.5 IRE
TR06
MIN LUMINANCE VALUE
0
ENABLE
1
DISABLE
TR03
BLANK INPUT
CONTROL
TIMING
REGISTER RESET
TR07
0
SLAVE TIMING
1
MASTER TIMING
TR00
MASTER / SLAVE
CONTROL
LUMA DELAY
TR05 TR04
0
0ns DELAY
0
1
74ns DELAY
1
0
148ns DELAY
1
222ns DELAY
TR02 TR01
0
MODE 0
0
1
MODE 1
1
0
MODE 2
1
MODE 3
TIMING MODE
SELECTION
Figure 66. Timing Register 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7321KSTZ | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7343BSTZ | IC ENCODER VIDEO W/DAC 64-LQFP |
| ADV7391BCPZ | IC ENCODER VIDEO W/DAC 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7194KSTZ | 制造商:Analog Devices 功能描述:TV / Video IC |
| ADV7195 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input |
| ADV7195KS | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:MULTI-FORMAT VID+PROGSCAN/HDTV ENCODERIC - Bulk |
| ADV7195KST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input |
| ADV7195KSZ | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。