2C-compatible) micro- " />
參數(shù)資料
型號(hào)： ADV7194KSTZ
廠商： Analog Devices Inc
文件頁數(shù)： 21/69頁
文件大?。?/td> 0K
描述： IC ENCODER VIDEO EXT-10 80-LQFP
標(biāo)準(zhǔn)包裝： 1
類型： 視頻編碼器
應(yīng)用： DVD，視頻，多媒體
電壓 - 電源，模擬： 3.3 V ~ 5 V
電壓 - 電源，數(shù)字： 3.3 V ~ 5 V
安裝類型： 表面貼裝
封裝/外殼： 80-LQFP
供應(yīng)商設(shè)備封裝： 80-LQFP（14x14）
包裝： 托盤
產(chǎn)品目錄頁面： 788 (CN2011-ZH PDF)
ADV7194
–28–
REV. A
MPU PORT DESCRIPTION
The ADV7194 supports a 2-wire serial (I
2C-compatible) micro-
processor bus driving multiple peripherals. Two inputs Serial
Data (SDA) and Serial Clock (SCL) carry information between
any device connected to the bus. Each slave device is recog-
nized by a unique address. The ADV7194 has four possible slave
addresses for both read and write operations. These are unique
addresses for each device and are illustrated in Figure 51 and
Figure 53. The LSB sets either a read or write operation. Logic
Level 1 corresponds to a read operation while Logic Level 0
corresponds to a write operation. A1 is set by setting the ALSB
pin of the ADV7194 to Logic Level 0 or Logic Level 1. When
ALSB is set to 0, there is greater input bandwidth on the I
2C
lines, which allows high speed data transfers on this bus. When
ALSB is set to 1, there is reduced input bandwidth on the I
2C
lines, which means that pulses of less than 50 ns will not pass
into the I
2C internal controller. This mode is recommended for
noisy systems.
0
X
10
1
A1
ADDRESS
CONTROL
SETUP BY
ALSB
READ/WRITE
CONTROL
0
WRITE
1
READ
Figure 51. Slave Address
To control the various devices on the bus the following protocol
must be followed. First the master initiates a data transfer by
establishing a start condition, dened by a high to low transition on
SDA while SCL remains high. This indicates that an address/data
stream will follow. All peripherals respond to the start condition
and shift the next eight bits (7-bit address + R/
W bit). The bits are
transferred from MSB down to LSB. The peripheral that recog-
nizes the transmitted address responds by pulling the data line
low during the ninth clock pulse. This is known as an acknowledge
bit. All other devices withdraw from the bus at this point and
maintain an idle condition. The idle condition is where the device
monitors the SDA and SCL lines waiting for the start condi-
tion and the correct transmitted address. The R/
W bit determines
the direction of the data.
A Logic 0 on the LSB of the rst byte means that the master
will write information to the peripheral. A Logic 1 on the LSB
of the rst byte means that the master will read information
from the peripheral.
DATA
A(S)
S
SLAVE ADDR A(S)
SUB ADDR
A(S)
LSB = 0
LSB = 1
DATA
A(S) P
S
SLAVE ADDR A(S)
SUB ADDR
A(S) S
SLAVE ADDR
A(S)
DATA
A(M)
DATA
P
WRITE
SEQUENCE
READ
SEQUENCE
A(S) = NO ACKNOWLEDGE BY SLAVE
A(M) = NO ACKNOWLEDGE BY MASTER
A(S) = ACKNOWLEDGE BY SLAVE
A(M) = ACKNOWLEDGE BY MASTER
S = START BIT
P = STOP BIT
Figure 53. Write and Read Sequences
The ADV7194 acts as a standard slave device on the bus. The data
on the SDA pin is 8 bits long supporting the 7-bit addresses plus
the R/
W bit. It interprets the rst byte as the device address and
the second byte as the starting subaddress. The subaddresses
autoincrement allowing data to be written to or read from the
starting subaddress. A data transfer is always terminated by a
stop condition. The user can also access any unique subaddress
register on a one by one basis without having to update all the
registers. There is one exception. The Subcarrier Frequency
Registers should be updated in sequence, starting with Sub-
carrier Frequency Register 0. The autoincrement function should
be then used to increment and access Subcarrier Frequency
Registers 1, 2, and 3. The Subcarrier Frequency Registers
should not be accessed independently.
Stop and start conditions can be detected at any stage during
the data transfer. If these conditions are asserted out of sequence
with normal read and write operations, then these cause an
immediate jump to the idle condition. During a given SCL high
period the user should only issue one start condition, one stop
condition or a single stop condition followed by a single start
condition. If an invalid subaddress is issued by the user, the
ADV7194 will not issue an acknowledge and will return to the
idle condition. If in autoincrement mode, the user exceeds the
highest subaddress then the following action will be taken:
1. In Read Mode, the highest subaddress register contents
will continue to be output until the master device issues
a no-acknowledge. This indicates the end of a read. A
no-acknowledge condition is where the SDA line is not
pulled low on the ninth pulse.
2. In Write Mode, the data for the invalid byte will be not be
loaded into any subaddress register, a no-acknowledge will
be issued by the ADV7194 and the part will return to the
idle condition.
89
1 7
89
1 7
89
P
S
START ADDR R/
W ACK SUBADDRESS ACK
DATA
ACK
STOP
SDATA
SCLOCK
1 7
Figure 52. Bus Data Transfer
Figure 52 illustrates an example of data transfer for a read
sequence and the start and stop conditions.
Figure 53 shows bus write and read sequences.
相關(guān)PDF資料
PDF描述
ADV7202KSTZ IC CODEC VIDEO 10BIT 64LQFP
ADV7311KST IC VID ENC 6-12BIT DAC'S 64LQFP
ADV7321KSTZ IC VID ENC 6-12BIT DAC'S 64LQFP
ADV7343BSTZ IC ENCODER VIDEO W/DAC 64-LQFP
ADV7391BCPZ IC ENCODER VIDEO W/DAC 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7194KSTZ 制造商:Analog Devices 功能描述:TV / Video IC
ADV7195 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input
ADV7195KS 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:MULTI-FORMAT VID+PROGSCAN/HDTV ENCODERIC - Bulk
ADV7195KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input
ADV7195KSZ 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*