- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7194KSTZ (Analog Devices Inc)IC ENCODER VIDEO EXT-10 80-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7194KSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 25/69頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER VIDEO EXT-10 80-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 視頻編碼器 |
| 應(yīng)用： | DVD，視頻，多媒體 |
| 電壓 - 電源，模擬： | 3.3 V ~ 5 V |
| 電壓 - 電源，數(shù)字： | 3.3 V ~ 5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁(yè)面： | 788 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
ADV7194
–31–
REV. A
MODE REGISTER 2
MR2 (MR27–MR20)
(Address (SR4–SR0) = 02H)
Mode Register 2 is an 8-bit-wide register.
Figure 57 shows the various operations under the control of Mode
Register 2.
MR2 BIT DESCRIPTION
RGB/YUV Control (MR20)
This bit enables the output from the DACs to be set to YUV or
RGB output video standard.
DAC Output Control (MR21)
This bit controls the output from DACs A, B, and C. When this
bit is set to 1, Composite, Luma and Chroma Signals are output
from DACs A, B and C (respectively). When this bit is set to 0,
RGB or YUV may be output from these DACs.
SCART Enable Control (MR22)
This bit is used to switch the DAC outputs from SCART to a
EUROSCART conguration. A complete table of all DAC out-
put congurations is shown below.
Pedestal Control (MR23)
This bit species whether a pedestal is to be generated on the
NTSC composite video signal. This bit is invalid when the device
is congured in PAL mode.
Square Pixel Control (MR24)
This bit is used to setup square pixel mode. This is available in
Slave Mode only. For NTSC, a 24.54 MHz clock must be sup-
plied. For PAL, a 29.5 MHz clock must be supplied. Square
pixel operation is not available in 4
× Oversampling mode.
Standard I
2C Control (MR25)
This bit controls the video standard used by the ADV7194.
When this bit is set to 1 the video standard is as programmed in
Mode Register 0 (Output Video Standard Selection). When it is
set to 0, the ADV7194 is forced into the standard selected by
the NTSC_PAL pin. When NTSC_PAL is low the standard is
NTSC, when the NTSC_PAL pin is high, the standard is PAL.
Pixel Data Valid Control (MR26)
After resetting the device this bit has the value 0 and the pixel
data input to the encoder is blanked such that a black screen is
output from the DACs. The ADV7194 will be set to Master
Mode timing. When this bit is set to 1 by the user (via the I
2C),
pixel data passes to the pins and the encoder reverts to the tim-
ing mode dened by Timing Mode Register 0.
Sleep Mode Control (MR27)
When this bit is set (1), Sleep Mode is enabled. With this mode
enabled the ADV7194 current consumption is reduced to typically
less than 0.1 mA. The I
2C registers can be written to and read
from when the ADV7194 is in Sleep Mode.
When the device is in Sleep Mode and 0 is written to MR27, the
ADV7194 will come out of Sleep Mode and resume normal
operation. Also, if a
RESET is applied during Sleep Mode the
ADV7194 will come out of Sleep Mode and resume normal
operation.
For this to operate, Power up in Sleep Mode control has to be
enabled (MR60 is set to a Logic 1), otherwise Sleep Mode is
controlled by the PAL_NTSC and SCRESET/RTC/TR pins.
MR27
MR26
MR25
MR24
MR23
MR22
MR21
MR20
RGB/YUV
CONTROL
0
RGB OUTPUT
1
YUV OUTPUT
MR20
SCART ENABLE
CONTROL
0
DISABLE
1
ENABLE
MR22
SQUARE PIXEL
CONTROL
0
DISABLE
1
ENABLE
MR24
PIXEL DATA
VALID CONTROL
0
DISABLE
1
ENABLE
MR26
DAC OUTPUT
CONTROL
0
RGB/YUV/COMP
1
COMP/LUMA/CHROMA
MR21
PEDESTAL
CONTROL
0
PEDESTAL OFF
1
PEDESTAL ON
MR23
STANDARD I2C
CONTROL
0
DISABLE
1
ENABLE
MR25
SLEEP MODE
CONTROL
0
DISABLE
1
ENABLE
MR27
Figure 57. Mode Register 2, MR2
Table V. DAC Output Conguration
MR22
MR21
MR20
DAC A
DAC B
DAC C
DAC D
DAC E
DAC F
0
G (Y)
B (Pb)
R (Pr)
CVBS
LUMA
CHROMA
0
1
Y (Y)
U (Pb)
V (Pr)
CVBS
LUMA
CHROMA
0
1
0
CVBS
LUMA
CHROMA
G (Y)
B (Pb)
R (Pr)
0
1
CVBS
LUMA
CHROMA
Y (Y)
U (Pb)
V (Pr)
1
0
CVBS
B (Pb)
R (Pr)
G (Y)
LUMA
CHROMA
1
0
1
CVBS
U (Pb)
V (Pr)
Y (Y)
LUMA
CHROMA
1
0
CVBS
LUMA
CHROMA
G (Y)
B (Pb)
R (Pr)
1
CVBS
LUMA
CHROMA
Y (Y)
U (Pb)
V (Pr)
NOTE
In Progressive Scan Mode (MR80, 1) the DAC output conguration is stated in the brackets.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7321KSTZ | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7343BSTZ | IC ENCODER VIDEO W/DAC 64-LQFP |
| ADV7391BCPZ | IC ENCODER VIDEO W/DAC 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7194KSTZ | 制造商:Analog Devices 功能描述:TV / Video IC |
| ADV7195 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input |
| ADV7195KS | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:MULTI-FORMAT VID+PROGSCAN/HDTV ENCODERIC - Bulk |
| ADV7195KST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input |
| ADV7195KSZ | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。