參數(shù)資料
型號(hào): ADUC7039BCP6Z-RL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 28/92頁(yè)
文件大?。?/td> 0K
描述: IC MCU ARM7 BATT SENSER 32LFCSP
標(biāo)準(zhǔn)包裝: 2,500
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 20.48MHz
連通性: LIN,SPI
外圍設(shè)備: POR,溫度傳感器,WDT
輸入/輸出數(shù): 6
程序存儲(chǔ)器容量: 64KB(32K x 16)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 1K x 32
電壓 - 電源 (Vcc/Vdd): 3.5 V ~ 18 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 2x16b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 115°C
封裝/外殼: 32-VFQFN 裸露焊盤(pán),CSP
包裝: 帶卷 (TR)
ADuC7039
Data Sheet
Rev. D | Page 34 of 92
ADC MMR INTERFACE
The ADC is controlled and configured through a number of
MMRs that are described in detail in the following sections.
All bits defined in the top eight MSBs (Bits[15:8]) of the ADCSTA
MMR are used as flags only and do not generate interrupts. All
bits defined in the lower eight LSBs (Bits[7:0]) of this MMR are
logic OR’ed to produce a single ADC interrupt to the MCU core. In
response to an ADC interrupt, user code should interrogate the
ADCSTA MMR to determine the source of the interrupt. Each
ADC interrupt source can be individually masked via the
ADCMSKI MMR described in the ADC Interrupt Mask
Register section.
All ADC result ready bits are cleared by a read of the ADC0DAT
MMR. If the current channel ADC is not enabled, all ADC result
ready bits are cleared by a read of the ADC1DAT MMR. To
ensure that I-ADC and V/T-ADC conversion data are syn-
chronous, user code should first read the ADC1DAT MMR
and then ADC0DAT MMR. New ADC conversion results are
not written to the ADCxDAT MMRs unless the respective ADC
result ready bits are first cleared. The only exception to this rule
is when the ARM core is powered down and the ADC subsystem
is active. In this mode, ADCxDAT registers always contain the
most recent ADC conversion result even though the ready bits
have not been cleared.
ADC Status Register
Name:
ADCSTA
Address:
0xFFFF0500
Default Value: 0x0000
Access:
Read only
Function:
This read-only register holds general status
information related to the mode of operation
or current status of the ADCs.
Table 27. ADCSTA MMR Bit Designations
Bit
Description
15
ADC calibration status.
This bit is set automatically in hardware to indicate an ADC calibration cycle has been completed.
This bit is cleared automatically after any of the following registers are written to: ADCMDE, ADCFLT, or ADC0CON.
14
Reserved.
13
ADC voltage/temperature conversion error.
This bit is set automatically in hardware to indicate that a voltage conversion overrange or underrange has occurred. The
conversion result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
This bit is cleared automatically when a valid (in-range) voltage conversion result is written to the ADC1DAT register.
12
ADC current conversion error.
This bit is set automatically in hardware to indicate that a current conversion overrange or underrange has occurred. The
conversion result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
This bit is cleared automatically when a valid (in-range) current conversion result is written to the ADC0DAT register.
11 to 6
Not used. These bits are reserved for future functionality and should not be monitored by user code.
5
ADC continuous interrupt bit.
This bit is set automatically after each I-ADC conversion. Results of the ADCs might not be valid. This bit is only active if enabled in
the ADCMDE MMR.
This bit is cleared when user code reads ADC0DAT.
4
Current channel ADC comparator threshold.
This bit is only valid if the current channel ADC comparator is enabled via the ADCCFG MMR.
This bit is set by hardware if the absolute value of the I-ADC conversion result exceeds the value written in the ADC0TH MMR.
This bit is cleared automatically by hardware when reconfiguring the ADC.
3
Reserved.
2
Temperature conversion result ready bit.
If the temperature channel ADC is enabled, this bit is set by hardware as soon as a valid temperature conversion result is written in
the temperature data register (ADC1DAT MMR). It is also set at the end of a calibration.
This bit is cleared when user code reads either ADC1DAT or ADC0DAT.
1
Voltage conversion result ready bit.
If the voltage channel ADC is enabled, this bit is set by hardware as soon as a valid voltage conversion result is written in the
voltage data register (ADC1DAT MMR). It is also set at the end of a calibration.
This bit is cleared when user code reads either ADC1DAT or ADC0DAT.
0
Current conversion result ready bit.
If the current channel ADC is enabled, this bit is set by hardware as soon as a valid current conversion result is written in the
current data register (ADC0DAT MMR). It is also set at the end of a calibration.
This bit is cleared when user code reads ADC0DAT.
相關(guān)PDF資料
PDF描述
ADUC7061BCPZ32 IC MCU 16/32BIT 32KB 32LFCSP
ADUC7121BBCZ-RL PRECISION ANALOG MCU I.C
ADUC7122BBCZ-RL PRECISION ANALOG MCU I.C
ADUC7126BSTZ126-RL IC MCU 16/32B 126KB FLASH 80LQFP
ADUC7129BSTZ126 IC DAS MCU ARM7 ADC/DDS 80-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7039WBCPZ 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Trays 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
ADUC7039WBCPZ-RL 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
ADUC7060 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Precision Analog Microcontroller, Dual Sigma-Delta ADCs, Flash/EE, ARM7TDMI
ADUC7060BCPZ32 功能描述:IC MCU 24BIT 32KB FLASH 48LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標(biāo)準(zhǔn)包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C,IrDA,SPI,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,DMA,POR,PWM,WDT 輸入/輸出數(shù):50 程序存儲(chǔ)器容量:192KB(96K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤(pán) 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
ADUC7060BCPZ32-RL 功能描述:IC MCU FLASH 24BIT 32KB 48LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND