- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373973 > AD9995 (Analog Devices, Inc.) 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator PDF資料下載
參數(shù)資料
| 型號： | AD9995 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| 中文描述： | 12位CCD信號處理器與精密計時⑩發(fā)生器 |
| 文件頁數(shù)： | 58/60頁 |
| 文件大?。?/td> | 1593K |
| 代理商： | AD9995 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁
AD9995
–58–
Table LI. Field 4 Register Map (continued)
Data Bit Default
Address Content
F4
Value
0
0
0
0
0
0
0
0
0
Register Name
VDLEN_4
HDLAST_4
VPATSECOND_4
SGMASK_4
SGPATSEL_4
SGLINE1_4
SGLINE2_4
SCP5_4
SCP6_4
Description
VD Field Length (Number of Lines) for Field 4.
HD Line Length (Number of Pixels) for Last Line in Field 4.
Selected Second V-Pattern Group for VSG Active Line.
Masking of VSG Outputs during VSG Active Line.
Selection of VSG Patterns for Each VSG Output.
VSG Active Line 1.
VSG Active Line 2 (if no Second Line Needed, Set to Same as Line 1 or Max).
V-Sequence Change Position #5 for Field 4.
V-Sequence Change Position #6 for Field 4.
[11:0]
[23:12]
[3:0]
[9:4]
[21:10]
[11:0]
[23:12]
[11:0]
[23:12]
F5
F6
F7
Table LII. Field 5 Register Map
Data Bit Default
Address Content
F8
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register Name
VSEQSEL0_5
SWEEP0_5
MULTI0_5
VSEQSEL1_5
SWEEP1_5
MULTI1_5
VSEQSEL2_5
SWEEP2_5
MULTI2_5
VSEQSEL3_5
SWEEP3_5
MULTI3_5
VSEQSEL4_5
SWEEP4_5
MULTI4_5
VSEQSEL5_5
SWEEP5_5
MULTI5_5
VSEQSEL6_5
SWEEP6_5
MULTI6_5
UNUSED
SCP1_5
SCP2_5
SCP3_5
SCP4_5
VDLEN_5
HDLAST_5
VPATSECOND_5
SGMASK_5
SGPATSEL_5
SGLINE1_5
SGLINE2_5
SCP5_5
SCP6_5
Description
Selected V-Sequence for Region 0.
Select Sweep Region for Region 0. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 0. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 1.
Select Sweep Region for Region 1. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 1. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 2.
Select Sweep Region for Region 2. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 2. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 3.
Select Sweep Region for Region 3. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 3. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 4.
Select Sweep Region for Region 4. 0 = No Sweep, 1 = Sweep
Select Multiplier Region for Region 4. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 5.
Select Sweep Region for Region 5. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 5. 0 =No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 6.
Select Sweep Region for Region 6. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 6. 0 = No Multiplier, 1 = Multiplier.
Unused.
V-Sequence Change Position #1 for Field 5.
V-Sequence Change Position #2 for Field 5.
V-Sequence Change Position #3 for Field 5.
V-Sequence Change Position #4 for Field 5.
VD Field Length (Number of Lines) for Field 5.
HD Line Length (Number of Pixels) for Last Line in Field 5.
Selected Second V-Pattern Group for VSG Active Line.
Masking of VSG Outputs during VSG Active Line.
Selection of VSG Patterns for Each VSG Output.
VSG Active Line 1.
VSG Active Line 2 (if no Second Line Needed, Set to Same as Line 1 or Max).
V-Sequence Change Position #5 for Field 5.
V-Sequence Change Position #6 for Field 5.
[3:0]
[4]
[5]
[9:6]
[10]
[11]
[15:12]
[16]
[17]
[21:18]
[22]
[23]
[3:0]
[4]
[5]
[9:6]
[10]
[11]
[15:12]
[16]
[17]
[23:18]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[3:0]
[9:4]
[21:10]
[11:0]
[23:12]
[11:0]
[23:12]
F9
FA
0
0
0
0
0
0
0
0
0
0
0
0
0
FB
FC
FD
FE
FF
REV. 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADA4000-2ARMZ-RL | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1 | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1_07 | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1ARZ | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1ARZ-R7 | Low Cost, Precision JFET Input Operational Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9995KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12 BIT 36 MSPS ANALOG FRONT END CONVERTE - Bulk |
| AD9995KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 56-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9995KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。