- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373973 > AD9995 (Analog Devices, Inc.) 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9995 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| 中文描述： | 12位CCD信號(hào)處理器與精密計(jì)時(shí)⑩發(fā)生器 |
| 文件頁數(shù)： | 54/60頁 |
| 文件大?。?/td> | 1593K |
| 代理商： | AD9995 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當(dāng)前第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9995
–54–
Table XLVI. V-Sequence 9 (VSEQ9) Register Map
Data Bit Default
Address Content
C8
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register Name
HBLKMASK_9
CLPOBPOL_9
PBLKPOL_9
VPATSEL_9
VMASK_9
HBLKALT_9
UNUSED
VPATREPO_9
VPATREPE_9
VPATSTART_9
HDLEN_9
PBLKTOG1_9
PBLKTOG2_9
HBLKTOG1_9
HBLKTOG2_9
HBLKTOG3_9
HBLKTOG4_9
HBLKTOG5_9
HBLKTOG6_9
CLPOBTOG1_9
CLPOBTOG2_9
Description
Masking Polarity during HBLK. H1 [0]. H3 [1].
CLPOB Start Polarity
PBLK Start Polarity
Selected V-Pattern Group for V-Sequence 9
Enable Masking of V-Outputs (Specified by FREEZE/RESUME Registers)
Enable HBLK Alternation
Unused
Number of Selected V-Pattern Group Repetitions for Odd Lines
Number of Selected V-Pattern Group Repetitions for Even Lines
Start Position in the Line for the Selected V-Pattern Group
HD Line Length (Number of Pixels) for V-Sequence 9
PBLK Toggle Position 1 for V-Sequence 9
PBLK Toggle Position 2 for V-Sequence 9
HBLK Toggle Position 1 for V-Sequence 9
HBLK Toggle Position 2 for V-Sequence 9
HBLK Toggle Position 3 for V-Sequence 9
HBLK Toggle Position 4 for V-Sequence 9
HBLK Toggle Position 5 for V-Sequence 9
HBLK Toggle Position 6 for V-Sequence 9
CLPOB Toggle Position 1 for V-Sequence 9
CLPOB Toggle Position 2 for V-Sequence 9
[1:0]
[2]
[3]
[7:4]
[9:8]
[11:10]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
C9
CA
CB
CC
CD
CE
CF
Table XLVII. Field 0 Register Map
Data Bit Default
Address Content
D0
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register Name
VSEQSEL0_0
SWEEP0_0
MULTI0_0
VSEQSEL1_0
SWEEP1_0
MULTI1_0
VSEQSEL2_0
SWEEP2_0
MULTI2_0
VSEQSEL3_0
SWEEP3_0
MULTI3_0
VSEQSEL4_0
SWEEP4_0
MULTI4_0
VSEQSEL5_0
SWEEP5_0
MULTI5_0
VSEQSEL6_0
SWEEP6_0
MULTI6_0
UNUSED
SCP1_0
SCP2_0
SCP3_0
SCP4_0
VDLEN_0
HDLAST_0
Description
Selected V-Sequence for Region 0.
Select Sweep Region for Region 0. 0 = No Sweep, 1= Sweep.
Select Multiplier Region for Region 0. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 1.
Select Sweep Region for Region 1. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 1. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 2.
Select Sweep Region for Region 2. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 2. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 3.
Select Sweep Region for Region 3. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 3. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 4.
Select Sweep Region for Region 4. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 4. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 5.
Select Sweep Region for Region 5. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 5. 0 = No Multiplier, 1 = Multiplier.
Selected V-Sequence for Region 6.
Select Sweep Region for Region 6. 0 = No Sweep, 1 = Sweep.
Select Multiplier Region for Region 6. 0 = No Multiplier, 1 = Multiplier.
Unused.
V-Sequence Change Position #1 for Field 0.
V-Sequence Change Position #2 for Field 0.
V-Sequence Change Position #3 for Field 0.
V-Sequence Change Position #4 for Field 0.
VD Field Length (Number of Lines) for Field 0.
HD Line Length (Number of Pixels) for Last Line in Field 0.
[3:0]
[4]
[5]
[9:6]
[10]
[11]
[15:12]
[16]
[17]
[21:18]
[22]
[23]
[3:0]
[4]
[5]
[9:6]
[10]
[11]
[15:12]
[16]
[17]
[23:18]
[11:0]
[23:12]
[11:0]
[23:12]
[11:0]
[23:12]
D1
D2
0
0
0
0
0
0
D3
D4
REV. 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADA4000-2ARMZ-RL | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1 | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1_07 | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1ARZ | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1ARZ-R7 | Low Cost, Precision JFET Input Operational Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9995KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12 BIT 36 MSPS ANALOG FRONT END CONVERTE - Bulk |
| AD9995KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 56-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9995KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。