- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9991KCP (ANALOG DEVICES INC) 10-Bit CCD Signal Processor with Precision Timing Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9991KCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 10-Bit CCD Signal Processor with Precision Timing Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC56 |
| 封裝： | 8 X 8 MM, MO-220-VLLD-2, LFCSP-56 |
| 文件頁數(shù)： | 58/60頁 |
| 文件大小： | 826K |
| 代理商： | AD9991KCP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁
AD9991
–58–
Table LI. Field 4 Register Map (continued)
Data Bit Default
Address Content Value Register Name Description
F4 [11:0] 0 VDLEN_4 VD Field Length (Number of Lines) for Field 4.
[23:12] 0 HDLAST_4 HD Line Length (Number of Pixels) for Last Line in Field 4.
F5 [3:0] 0 VPATSECOND_4 Selected Second V-Pattern Group for VSG Active Line.
[9:4] 0 SGMASK_4 Masking of VSG Outputs during VSG Active Line.
[21:10] 0 SGPATSEL_4 Selection of VSG Patterns for Each VSG Output.
F6 [11:0] 0 SGLINE1_4 VSG Active Line 1.
[23:12] 0 SGLINE2_4 VSG Active Line 2 (if no Second Line Needed, Set to Same as Line 1 or Max).
F7 [11:0] 0 SCP5_4 V-Sequence Change Position #5 for Field 4.
[23:12] 0 SCP6_4 V-Sequence Change Position #6 for Field 4.
Table LII. Field 5 Register Map
Data Bit Default
Address Content Value Register Name Description
F8 [3:0] 0 VSEQSEL0_5 Selected V-Sequence for Region 0.
[4] 0 SWEEP0_5 Select Sweep Region for Region 0. 0 = No Sweep, 1 = Sweep.
[5] 0 MULTI0_5 Select Multiplier Region for Region 0. 0 = No Multiplier, 1 = Multiplier.
[9:6] 0 VSEQSEL1_5 Selected V-Sequence for Region 1.
[10] 0 SWEEP1_5 Select Sweep Region for Region 1. 0 = No Sweep, 1 = Sweep.
[11] 0 MULTI1_5 Select Multiplier Region for Region 1. 0 = No Multiplier, 1 = Multiplier.
[15:12] 0 VSEQSEL2_5 Selected V-Sequence for Region 2.
[16] 0 SWEEP2_5 Select Sweep Region for Region 2. 0 = No Sweep, 1 = Sweep.
[17] 0 MULTI2_5 Select Multiplier Region for Region 2. 0 = No Multiplier, 1 = Multiplier.
[21:18] 0 VSEQSEL3_5 Selected V-Sequence for Region 3.
[22] 0 SWEEP3_5 Select Sweep Region for Region 3. 0 = No Sweep, 1 = Sweep.
[23] 0 MULTI3_5 Select Multiplier Region for Region 3. 0 = No Multiplier, 1 = Multiplier.
F9 [3:0] 0 VSEQSEL4_5 Selected V-Sequence for Region 4.
[4] 0 SWEEP4_5 Select Sweep Region for Region 4. 0 = No Sweep, 1 = Sweep
[5] 0 MULTI4_5 Select Multiplier Region for Region 4. 0 = No Multiplier, 1 = Multiplier.
[9:6] 0 VSEQSEL5_5 Selected V-Sequence for Region 5.
[10] 0 SWEEP5_5 Select Sweep Region for Region 5. 0 = No Sweep, 1 = Sweep.
[11] 0 MULTI5_5 Select Multiplier Region for Region 5. 0 =No Multiplier, 1 = Multiplier.
[15:12] 0 VSEQSEL6_5 Selected V-Sequence for Region 6.
[16] 0 SWEEP6_5 Select Sweep Region for Region 6. 0 = No Sweep, 1 = Sweep.
[17] 0 MULTI6_5 Select Multiplier Region for Region 6. 0 = No Multiplier, 1 = Multiplier.
[23:18] UNUSED Unused.
FA [11:0] 0 SCP1_5 V-Sequence Change Position #1 for Field 5.
[23:12] 0 SCP2_5 V-Sequence Change Position #2 for Field 5.
FB [11:0] 0 SCP3_5 V-Sequence Change Position #3 for Field 5.
[23:12] 0 SCP4_5 V-Sequence Change Position #4 for Field 5.
FC [11:0] 0 VDLEN_5 VD Field Length (Number of Lines) for Field 5.
[23:12] 0 HDLAST_5 HD Line Length (Number of Pixels) for Last Line in Field 5.
FD [3:0] 0 VPATSECOND_5 Selected Second V-Pattern Group for VSG Active Line.
[9:4] 0 SGMASK_5 Masking of VSG Outputs during VSG Active Line.
[21:10] 0 SGPATSEL_5 Selection of VSG Patterns for Each VSG Output.
FE [11:0] 0 SGLINE1_5 VSG Active Line 1.
[23:12] 0 SGLINE2_5 VSG Active Line 2 (if no Second Line Needed, Set to Same as Line 1 or Max).
FF [11:0] 0 SCP5_5 V-Sequence Change Position #5 for Field 5.
[23:12] 0 SCP6_5 V-Sequence Change Position #6 for Field 5.
REV. 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9991 | 10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992 | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992BBCZ | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992BBCZRL | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9995KCP | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9991KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 56-Pin LFCSP EP T/R |
| AD9991KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9991KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9992 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。