- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9991KCP (ANALOG DEVICES INC) 10-Bit CCD Signal Processor with Precision Timing Generator PDF資料下載
參數(shù)資料
| 型號： | AD9991KCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | 10-Bit CCD Signal Processor with Precision Timing Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC56 |
| 封裝： | 8 X 8 MM, MO-220-VLLD-2, LFCSP-56 |
| 文件頁數(shù)： | 20/60頁 |
| 文件大小： | 826K |
| 代理商： | AD9991KCP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9991
–20–
Generating Line Alternation for V-Sequence and HBLK
During low resolution readout, some CCDs require a different
number of vertical clocks on alternate lines. The AD9991 can
support this by using the VPATREPO and VPATREPE regis-
ters. This allows a different number of VPAT repetitions to be
programmed on odd and even lines. Note that only the number
of repeats can be different in odd and even lines, but the VPAT
group remains the same.
Additionally, the HBLK signal can also be alternated for odd
and even lines. When the HBLKALT register is set high, the
HBLK TOG1 and TOG2 positions will be used on odd lines,
while the TOG3–TOG6 positions will be used on even lines.
This allows the HBLK interval to be adjusted on odd and even
lines if needed.
Figure 19 shows an example of VPAT repetition alternation and
HBLK alternation used together. It is also possible to use VPAT
and HBLK alternation separately.
Second V-Pattern Group during VSG Active Line
Most CCDs require additional vertical timing during the sensor
gate line. The AD9991 supports the option to output a second
V-pattern group for V1–V6 during the line when the sensor gates
VSG1–VSG5 are active. Figure 20 shows a typical VSG line,
which includes two separate sets of V-pattern groups for V1–V6.
The V-pattern group at the start of the VSG line is selected in the
same manner as the other regions, using the appropriate VSE-
QSEL register. The second V-pattern group, unique to the VSG
line, is selected using the VPATSECOND register, located with
the Field registers. The start position of the second VPAT group
uses the VPATLEN register from the selected VPAT registers.
Because the VPATLEN register is used as the start position and
not as the VPAT length, it is not possible to program multiple
repetitions for the second VPAT group.
V1
V2
VPATREPO = 2
V6
HD
VPATREPE = 5
VPATREPO = 2
NOTES
1. THE NUMBER OF REPEATS FOR THE V-PATTERN GROUP MAY BE ALTERNATED ON ODD AND EVEN LINES.
2. THE HBLK TOGGLE POSITIONS MAY BE ALTERNATED BETWEEN ODD AND EVEN LINES IN ORDER TO GENERATE DIFFERENT HBLK PATTERNS FOR ODD/EVEN LINES.
HBLK
TOG1
TOG2
TOG3
TOG4
TOG1
TOG2
Figure 19. Odd/Even Line Alternation of VPAT Repetitions and HBLK Toggle Positions
V1
V2
V6
HD
VSG
2ND VPAT GROUP
START POSITION FOR 2ND VPAT GROUP
USES VPATLEN REGISTER
Figure 20. Example of Second VPAT Group during Sensor Gate Line
REV. 0
相關PDF資料 |
PDF描述 |
|---|---|
| AD9991 | 10-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992 | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992BBCZ | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992BBCZRL | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9995KCP | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9991KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 56-Pin LFCSP EP T/R |
| AD9991KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9991KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9992 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9992_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復。