參數(shù)資料
型號(hào)： AD9260AS
廠商： ANALOG DEVICES INC
元件分類： ADC
英文描述： High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate
中文描述： 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP44
封裝： MS-022AB, MQFP-44
文件頁(yè)數(shù)： 29/36頁(yè)
文件大?。?/td> 572K
代理商： AD9260AS
AD9260
–29–
REV. B
to simplify the layout of the decoupling capacitors and provide
the shortest possible PCB trace lengths. The AD9260/EB power
plane layout, shown in Figure 77 depicts a typical arrangement
using a multilayer PCB.
The digital activity on the AD9260 chip falls into two general
categories: digital logic, and output drivers. The internal digital
logic draws surges of current, mainly during the clock transi-
tions. The output drivers draw large current impulses while the
output bits are changing. The size and duration of these cur-
rents are a function of the load on the output bits: large capaci-
tive loads are to be avoided. Note that the digital logic of the
AD9260 is referenced DVDD while the output drivers are refer-
enced to DRVDD. Also note that the SNR performance of the
AD9260 remains independent of the digital or driver supply
setting.
The decoupling shown in Figure 68, a 0.1
μ
F ceramic chip
capacitor, is appropriate for a reasonable capacitive load on the
digital outputs (typically 20 pF on each pin). Applications
involving greater digital loads should consider increasing the
digital decoupling proportionally, and/or using external buffers/
latches.
0.1 F
DVDD
DVSS
AD9260
DRVDD
DRVSS
0.1 F
3
1
6
5
Figure 68. Digital Supply Decoupling
A complete decoupling scheme will also include large tantalum
or electrolytic capacitors on the PCB to reduce low-frequency
ripple to negligible levels. Refer to the AD9260/EB schematic
and layouts in
Figures 73
–
77 for more information regarding the
placement of decoupling capacitors.
An alternative layout and decoupling scheme is shown in Figure
69. This layout and decoupling scheme is well suited for appli-
cations in which multiple AD9260s are located on the same PC
board and/or the AD9260 is part of a multicard mixed signal
system in which grounds are tied back at the system supplies
(i.e., star ground configuration). In this case, the AD9260 is
treated as an analog component in which its analog (i.e.,
AVDD) and digital (DVDD and DRVDD) supplies are derived
from the systems +5 V analog supply and all of the AD9260
’
s
ground pins are tied directly to the analog ground plane which
resides directly underneath the IC.
Referring to Figure 69, each supply pin is directly decoupled to
their respective ground pin or analog ground plane via a ceramic
0.1
μ
F chip capacitor. Surface mount ferrite beads are used to
isolate the analog (AVDD), digital (DVDD), and driver supplies
(DRVDD) of the AD9260 from the +5 V power buss. Properly
selected ferrite beads can provide more than 40 dB of isolation
from high-frequency switching transients originating from AD9260
supply pins. Further noise immunity from noise is provided by
the inherent power-supply rejection of the AD9260 as shown in
Figure 64. If digital operation at 3 V is desirable for power sav-
ings and or to provide for a 3 V digital logic interface, a 5 V to
3 V linear regulator can be used to drive DVDD and/or DRVDD.
A more complete discussion on this layout and decoupling scheme
can be found in Chapter 7, pages 7-27 through 7-55 of the High
Speed Design Techniques seminar book, which is available at
www.analog.com/support/frames/lin_frameset.hml
.
0.1 F
10 F
0.1 F
FERRITE
BEAD CORE*
VA
SAMPLING CLOCK
GENERATOR
AD9260
0.1 F
DVDD
DVSS
AVDD
AVSS
AVDD
AVSS
AVDD
AVSS
DRVDD
DRVSS
CLK
BUFFER
LATCH
BITS 1
–
16,
DAV
V
D
INSERT 5/3 VOLT LINEAR REGULATOR
FOR 3 OR 3.3V DIGITAL OPERATION
0.1 F
0.1 F
Figure 69.
AD9260 EVALUATION BOARD
GENERAL DESCRIPTION
The AD9260 Evaluation Board is designed to provide an easy
and flexible method of exercising the AD9260 and demonstrate
its performance to data sheet specifications. The evaluation
board is fabricated in four layers: the component layer; the
ground layer; the power layer and the solder layer. The board is
clearly labeled to provide easy identification of components.
Ample space is provided near the analog and clock inputs to
provide additional or alternate signal conditioning.
FEATURES AND USER CONTROL
Jumper Controlled Mode/OSR Selection:
The choice of
Mode/OSR can easily be varied by jumping either JP1,
JP2, JP3 or JP4 as illustrated in Figure 71 within the
Mode/OSR Control Block. To obtain the desired mode
refer to Table VIII.
Table VIII. AD9260 Evaluation Board Mode Select
Mode/OSR
Connect Jumper
1
×
2
×
4
×
8
×
JP4
JP2
JP3
JP1
Selectable Power Bias:
The power consumption of the
AD9260 can be scaled down if the user is able to operate the
device at a lower clock frequency. As illustrated in Figure 71,
pin cups are provided for the external resistor (R2) tied to
the BIAS pin of the AD9260. Table IX defines the recom-
mended resistance for a given clock speed to obtain the de-
sired power consumption.
相關(guān)PDF資料
PDF描述
AD9260EB High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate
AD9280ARSRL Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
AD9280 Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
AD9280-EB Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
AD9280ARS Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9260ASRL 制造商:Analog Devices 功能描述:ADC Single Pipelined 2.5Msps 16-bit Parallel 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT HIGH SPEED OVERSAMPLED ADC - Bulk
AD9260ASZ 功能描述:IC ADC CMOS 16BIT OVRSAMP 44MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD9260ASZRL 功能描述:IC ADC 16BIT 2.5MHZ 44MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極
AD9260EB 制造商:AD 制造商全稱:Analog Devices 功能描述:High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate
AD9260-EB 制造商:Analog Devices 功能描述:Evaluation Board For AD9260 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9260 - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*