- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373928 > AD7998BRUZ-13 (Analog Devices, Inc.) 8-Channel, 10- and 12-Bit ADCs with I2CCompatible PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7998BRUZ-13 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 串行ADC |
| 英文描述： | 8-Channel, 10- and 12-Bit ADCs with I2CCompatible |
| 中文描述： | 8通道，10 -和12位ADC與I2CCompatible |
| 文件頁(yè)數(shù)： | 22/32頁(yè) |
| 文件大?。?/td> | 1056K |
| 代理商： | AD7998BRUZ-13 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
AD7997/AD7998
CYCLE TIMER REGISTER
The cycle timer register is an 8-bit, read/write register that
stores the conversion interval value for the automatic cycle
interval mode of the AD7997/AD7998 (see the Modes of
Operation section). D5 to D3 of the cycle timer register are
unused and should contain 0s at all times. On power-up, the
cycle timer register contains all 0s, thus disabling automatic
cycle operation of the AD7997/AD7998. To enable automatic
cycle mode, the user must write to the cycle timer register,
selecting the required conversion interval by programming Bits
D2 to D0. Table 23 shows the structure of the cycle timer
register, while Table 24 shows how the bits in this register are
decoded to provide various automatic sampling intervals.
Table 23. Cycle Timer Register and Defaults at Power-Up
D7
D6
D5
D4
Sample
Delay
Delay
0
0
0
0
Table 24. Cycle Timer Intervals
Typical Conversion Interval
(T
CONVERT
= Conversion Time)
0
0
0
Mode Not Selected
0
0
1
T
CONVERT
× 32
0
1
0
T
CONVERT
× 64
0
1
1
T
CONVERT
× 128
1
0
0
T
CONVERT
× 256
1
0
1
T
CONVERT
× 512
1
1
0
T
CONVERT
× 1024
1
1
1
T
CONVERT
× 2048
Rev. 0 | Page 22 of 32
D3
D2
Cyc
Bit2
0
D1
Cyc
Bit1
0
D0
Cyc
Bit0
0
Bit Trial
0
0
0
0
D2
D1
D0
SAMPLE DELAY AND BIT TRIAL DELAY
It is recommended that no I
2
C bus activity occurs when a
conversion is taking place. However, if this is not possible, for
example when operating in Mode 2 or Mode 3, then in order to
maintain the performance of the ADC, Bits D7 and D6 in the
cycle timer register are used to delay critical sample intervals
and bit trials from occurring while there is activity on the I
2
C
bus. This results in a quiet period for each bit decision. In
certain cases where there is excessive activity on the interface
lines, this may have the effect of increasing the overall
conversion time. However, if bit trial delays extend longer than
1 μs, the conversion terminates.
When Bits D7 and D6 are both 0, the bit trial and sample
interval delaying mechanism is implemented. The default
setting of D7 and D6 is 0. To turn off both delay mechanisms,
set D7 and D6 to 1.
Table 25. Cycle Timer Register and Defaults at Power-up
D7
D6
D5
D4
Sample
Delay
Delay
0
0
0
0
D3
D2
Cyc
Bit 2
0
D1
Cyc
Bit 1
0
D0
Cyc
Bit 0
0
Bit Trial
0
0
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7998BRUZ-1REEL3 | 8-Channel, 10- and 12-Bit ADCs with I2CCompatible |
| AD8005AR-REEL7 | 270 MHz, 400 uA Current Feedback Amplifier |
| AD8005ART-REEL | 270 MHz, 400 uA Current Feedback Amplifier |
| AD8005ART-REEL7 | 270 MHz, 400 uA Current Feedback Amplifier |
| AD8005AN | 270 MHz, 400 uA Current Feedback Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7998BRUZ-1REEL | 功能描述:IC ADC 12BIT 8CHAN I2C 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7998BRUZ-1REEL3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 10- and 12-Bit ADCs with I2CCompatible |
| AD7999 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 12-/10-/8-Bit ADC with I2C-Compatible Interface in 8-Lead SOT-23 |
| AD7999ARJZ-1RL | 功能描述:IC ADC 8BIT 4CHAN I2C SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):10 采樣率（每秒）:357k 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:830µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:剪切帶 (CT) 輸入數(shù)目和類型:2 個(gè)單端，單極；2 個(gè)單端，雙極；1 個(gè)差分，單極；1 個(gè)差分，雙極 產(chǎn)品目錄頁(yè)面:1396 (CN2011-ZH PDF) 其它名稱:MAX1395ETB+TCT |
| AD7999YRJZ-0 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 12-/10-/8-Bit ADC with I2CCompatible Interface in 8-Lead SOT23 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。