參數(shù)資料
型號(hào): A1020B-CQ84C
元件分類: FPGA
英文描述: FPGA, 547 CLBS, 2000 GATES, 37 MHz, CQFP84
封裝: CERAMIC, CQFP-84
文件頁(yè)數(shù): 54/54頁(yè)
文件大?。?/td> 333K
代理商: A1020B-CQ84C
RadTolerant FPGAs
v3.1
1-5
output track is dedicated to the output of a particular
module. Long segments are uncommitted and can be
assigned during routing. Each output segment spans
four channels (two above and two below), except near
the top and bottom of the array where edge effects
occur. Long vertical tracks contain either one or two
segments. An example of vertical routing tracks and
segments is shown in Figure 1-5.
Antifuse Structures
An antifuse is a "normally open" structure as opposed to
the normally closed fuse structure used in PROMs
(programmable read-only memory) or PALs (programmed
array logic). The use of antifuses to implement a PLD
(programmable logic device) results in highly testable
structures, as well as efficient programming algorithms.
The structure is highly testable because there are no pre-
existing connections, enabling temporary connections to
be
made
using
pass
transistors.
These
temporary
connections can isolate individual antifuses to be
programmed, and also isolate individual circuit structures
to be tested. This can be done both before and after
programming. For example, all metal tracks can be tested
for continuity and shorts between adjacent tracks, and
the functionality of all logic modules can be verified.
Figure 1-5 Routing Structure
Vertical Routing Tracks
Segmented
Horizontal
Routing
Tracks
Logic
Modules
Antifuses
Table 1-1 Actel MIL-STD-883 Product Flow
Step
Screen
883 Method
883 - Class B
Requirement
1.
Internal Visual
2010, Test Condition B
100%
2.
Temperature Cycling
1010, Test Condition C
100%
3.
Constant Acceleration
2001, Test Condition D or E, Y1, Orientation Only
100%
4.
Seal
a. Fine
b. Gross
1014
100%
5.
Visual Inspection
2009
100%
6.
Pre-Burn-In Electrical Parameters
In accordance with applicable Actel device specification
100%
7.
Burn-in Test
1015, Condition D, 160 hours @ 125°C or 80 hours @ 150°C
100%
8.
Interim (Post-Burn-In) Electrical
Parameters
In accordance with applicable Actel device specification
100%
9.
Percent Defective Allowable
5%
All Lots
10.
Final Electrical Test
a. Static Tests
(1) 25°C (Subgroup 1, Table I)
(2) –55°C and +125°C
(Subgroups 2, 3, Table I)
b. Functional Tests
(1) 25°C (Subgroup 7, Table I)
(2) –55°C and +125°C
(Subgroups 8A and 8B, Table I)
c. Switching Tests at 25°C
(Subgroup 9, Table I)
In accordance with applicable Actel device specification, which
includes a, b, and c:
5005
100%
11.
External Visual
2009
100%
Note: When Destructive Physical Analysis (DPA) is performed on Class B devices, the step coverage requirement as specified in Method
2018 must be waived.
相關(guān)PDF資料
PDF描述
A14100A-1CQ256B FPGA, 1377 CLBS, 30000 GATES, 100 MHz, CQFP256
A1280A-1CQ172E FPGA, 1232 CLBS, 8000 GATES, 60 MHz, CQFP172
A1460A-1CQ196E FPGA, 848 CLBS, 6000 GATES, 100 MHz, CQFP196
A1460A-1PG207E FPGA, 848 CLBS, 6000 GATES, 100 MHz, CPGA207
A1460A-CQ196E FPGA, 848 CLBS, 6000 GATES, 85 MHz, CQFP196
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1020B-CQ84E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A1020B-CQ84M 制造商:Microsemi Corporation 功能描述:IC FPGA 2K GATES 84-CQFP MIL 制造商:Microsemi Corporation 功能描述:IC FPGA 69 I/O 84CQFP
A1020B-PG84B 制造商:Microsemi SOC Products Group 功能描述:FPGA ACT 1 2K GATES 547 CELLS 48MHZ 1.0UM 5V 84CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 2K GATES 84-CPGA MIL
A1020B-PG84C 功能描述:IC FPGA 2K GATES 84-CPGA COM RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 1 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A1020B-PG84E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)