參數(shù)資料
型號(hào)： 72V3684L15PF
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi)： FIFO
英文描述： 16K X 36 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
封裝： TQFP-128
文件頁(yè)數(shù)： 2/36頁(yè)
文件大小： 418K
代理商： 72V3684L15PF
COMMERCIALTEMPERATURERANGE
IDT72V3684/72V3694/72V36104 3.3V CMOS SyncBiFIFOTM WITH
BUS-MATCHING 16,384 x 36 x 2, 32,768 x 36 x 2 and 65, 536 x 36 x 2
10
SIGNAL DESCRIPTION
MASTER RESET (
MRS1, MRS2)
Afterpowerup,aMasterReset operationmustbeperformedbyproviding
a LOW pulse to
MRS1andMRS2simultaneously. Afterwards,eachofthetwo
FIFO memories of the IDT72V3684/72V3694/72V36104 undergoes a com-
pleteresetbytakingitsassociatedMasterReset(
MRS1,MRS2)inputLOWfor
at least four Port A Clock (CLKA) and four Port B Clock (CLKB) LOW-to-HIGH
transitions. TheMasterResetinputscanswitchasynchronouslytotheclocks.
A Master Reset initializes the associated write and read pointers to the first
location of the memory and forces the Full/Input Ready flag (
FFA/IRA, FFB/
IRB) LOW, the Empty/Output Ready flag (
EFA/ORA, EFB/ORB) LOW, the
Almost-Emptyflag(
AEA,AEB)LOWandforcestheAlmost-Fullflag(AFA,AFB)
HIGH. AMasterResetalsoforcestheassociatedMailboxFlag(
MBF1,MFB2)
of the parallel mailbox register HIGH. After a Master Reset, the FIFO's Full/
InputReadyflagissetHIGHaftertwowriteclockcycles. ThentheFIFOisready
to be written to.
A LOW-to-HIGH transition on the FIFO1 Master Reset (
MRS1) input
latches the values of the Big-Endian (BE) input for determining the order by
which bytes are transferred through Port B. It also latches the values of the
FlagSelect(FS0,FS1andFS2)inputsforchoosingtheAlmost-FullandAlmost-
Emptyoffsetprogrammingmethod.
ALOW-to-HIGHtransitionontheFIFO2MasterReset(
MRS2)clearsthe
Flag Offset Registers of FIFO2 (X2, Y2). A LOW-to-HIGH transition on the
FIFO2 Master Reset (
MRS2) together with the FIFO1 Master Reset (MRS1)
input latches the value of the Big-Endian (BE) input for Port B and also latches
thevaluesoftheFlagSelect(FS0,FS1andFS2)inputsforchoosingtheAlmost-
Full and Almost-Empty offset programming method. (For details see Table 1,
Flag Programming, and the Programming the Almost-Empty and Almost-Full
Flags section). The relevant FIFO Master Reset timing diagram can be found
in Figure 3.
PARTIAL RESET (
PRS1, PRS2)
Each of the two FIFO memories of these devices undergoes a limited reset
by taking its associated Partial Reset (
PRS1, PRS2) input LOW for at least
four Port A Clock (CLKA) and four Port B Clock (CLKB) LOW-to-HIGH
transitions. The Partial Reset inputs can switch asynchronously to the clocks.
A Partial Reset initializes the internal read and write pointers and forces the
Full/Input Ready flag (
FFA/IRA, FFB/IRB) LOW, the Empty/Output Ready
flag (
EFA/ORA, EFB/ORB) LOW, the Almost-Empty flag (AEA, AEB)
LOW, and the Almost-Full flag (
AFA, AFB) HIGH. A Partial Reset also forces
the Mailbox Flag (
MBF1, MBF2) of the parallel mailbox register HIGH. After
a Partial Reset, the FIFO’s Full/Input Ready flag is set HIGH after two write
clock cycles. Then the FIFO is ready to be written to.
Whatever flag offsets, programming method (parallel or serial), and timing
mode(FWFTorIDTStandardmode)arecurrentlyselectedatthetimeaPartial
Reset is initiated, those settings will be remain unchanged upon completion of
the reset operation. A Partial Reset may be useful in the case where
reprogramming a FIFO following a Master Reset would be inconvenient. See
Figure 4 for the Partial Reset timing diagram.
RETRANSMIT (
RT1, RT2)
The FIFO1 memory of these devices undergoes a Retransmit by taking its
associated Retransmit (
RT1)inputLOWforatleastfourPortAClock(CLKA)
and four Port B Clock (CLKB) LOW-to-HIGH transitions. The Retransmit
initializes the read pointer of FIFO1 to the first memory location.
The FIFO2 memory undergoes a Retransmit by taking its associated
Retransmit(
RT2)inputLOWforatleastfourPortAClock(CLKA)andfourPort
CClock(CLKC)LOW-to-HIGHtransitions.TheRetransmitinitializestheread
pointer of FIFO2 to the first memory location.
The RTM pin must be HIGH during the time of Retransmit. Note that the
RT1inputismuxedwiththePRS1input,thestateoftheRTMpindetermining
whether this pin performs a Retransmit or Partial Reset. Also, the
RT2inputis
muxed with the
PRS2input,thestateoftheRTMpindeterminingwhetherthis
pin performs a Retransmit or Partial Reset.
BIG-ENDIAN/FIRST WORD FALL THROUGH (BE/
FWFT)
— ENDIAN SELECTION
Thisisadualpurposepin.AtthetimeofMasterReset,theBEselectfunction
is active, permitting a choice of Big or Little-Endian byte arrangement for data
written to or read from Port B. This selection determines the order by which
bytes (or words) of data are transferred through this port. For the following
illustrations, assume that a byte (or word) bus size has been selected for Port
B. (Note that when Port B is configured for a long word size, the Big-Endian
function has no application and the BE input is a “don’t care”1.)
A HIGH on the BE/
FWFT input when the Master Reset (MRS1, MRS2)
inputsgofromLOWtoHIGHwillselectaBig-Endianarrangement.Whendata
is moving in the direction from Port A to Port B, the most significant byte (word)
ofthelongwordwrittentoPortAwillbereadfromPortBfirst;theleastsignificant
byte(word)ofthelongwordwrittentoPortAwillbereadfromPortBlast.When
data is moving in the direction from Port B to Port A, the byte (word) written
to Port B first will be read from Port A as the most significant byte (word) of the
long word; the byte (word) written to Port B last will be read from Port A as
the least significant byte (word) of the long word.
A LOW on the BE/
FWFT input when the Master Reset (MRS1, MRS2)
inputsgofromLOWtoHIGHwillselectaLittle-Endianarrangement.Whendata
is moving in the direction from Port A to Port B, the least significant byte (word)
ofthelongwordwrittentoPortAwillbereadfromPortBfirst;themostsignificant
byte(word)ofthelongwordwrittentoPortAwillbereadfromPortBlast.When
data is moving in the direction from Port B to Port A, the byte (word) written
to Port B first will be read from Port A as the least significant byte (word) of the
long word; the byte (word) written to Port B last will be read from Port A as
the most significant byte (word) of the long word. Refer to Figure 2 for an
illustrationoftheBEfunction.SeeFigure3(MasterReset)fortheEndianselect
timingdiagram.
— TIMING MODE SELECTION
After Master Reset, the FWFT select function is active, permitting a choice
between two possible timing modes: IDT Standard mode or First Word Fall
Through (FWFT) mode. Once the Master Reset (
MRS1, MRS2) input is
HIGH, a HIGH on the BE/
FWFTinputduringthenextLOW-to-HIGHtransition
of CLKA (for FIFO1) and CLKB (for FIFO2) will select IDT Standard mode.
This mode uses the Empty Flag function (
EFA, EFB) to indicate whether or
not there are any words present in the FIFO memory. It uses the Full Flag
function (
FFA, FFB)toindicatewhetherornottheFIFOmemoryhasanyfree
space for writing. In IDT Standard mode, every word read from the FIFO,
including the first, must be requested using a formal read operation.
NOTE:
1. Either a HIGH or LOW can be applied to a "don't care" input with no change to the logical operation of the FIFO. Nevertheless, inputs that are temporarily "don't care" (along with
unused inputs) must not be left open, rather they must be either HIGH or LOW.
相關(guān)PDF資料
PDF描述
72V845L15PFI8 4K X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
72V805L15PFI9 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
72V805L15PF8 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
7305-0-15-15-47-14-04-0 BRASS, GOLD FINISH, PCB TERMINAL
7305-0-15-15-47-01-04-0 BRASS, GOLD FINISH, PCB TERMINAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
72V3690L10PF 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類(lèi)型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問(wèn)時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72V3690L10PF8 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 32K x 36 128-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 32KX36 128TQFP - Tape and Reel
72V3690L15PF 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類(lèi)型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問(wèn)時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72V3690L15PF8 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 32K x 36 128-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 32KX36 128TQFP - Tape and Reel
72V3690L15PFI 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類(lèi)型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問(wèn)時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*