
17
μPD780948, μPD78F0948, μPD780949, μPD78F0949
Figure No.
Title
Page
6-1
6-2
6-3
6-4
6-5
6-6
6-7
Block Diagram of Clock Generator ................................................................................. 110
Processor Clock Control Register Format ...................................................................... 111
External Circuit of Main System Clock Oscillator............................................................ 112
External Circuit of Subsystem Clock Oscillator............................................................... 113
Examples of Oscillator with Bad Connection (3/3) .......................................................... 114
Main System Clock Stop Function (2/2) ......................................................................... 117
System Clock and CPU Clock Switching ........................................................................ 120
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
7-11
Block Diagram of 16-Bit Timer/Event Counter (TM0) ...................................................... 123
Format of 16-Bit Timer Mode Control Register (TMC0) .................................................. 128
Format of Capture/Compare Control Register 0 (CRC0) ................................................ 130
Format of 16-Bit Timer Output Control Register (TOC0)................................................. 131
Format of Prescaler Mode Register 0 (PRM0)................................................................ 132
Port Mode Register 0 (PM0) Format............................................................................... 133
Control Register Settings When Timer 0 Operates as Interval Timer .............................. 134
Configuration of Interval Timer........................................................................................ 135
Timing of Interval Timer Operation ................................................................................. 135
Control Register Settings in PPG Output Operation ....................................................... 136
Control Register Settings for Pulse Width Measurement with Free Running Counterand
One Capture Register .................................................................................................... 137
Configuration for Pulse Width Measurement with Free Running Counter ....................... 138
Timing of Pulse Width Measurement with Free Running Counter and One Capture
Register (with both edges specified)............................................................................... 138
Control Register Settings for Measurement of Two Pulse Widths with Free Running
Counter .......................................................................................................................... 139
CR01 Capture Operation with Rising Edge Specified ..................................................... 140
Timing of Pulse Width Measurement with Free Running Counter (with both edges
specified)........................................................................................................................ 140
Control Register Settings for Pulse Width Measurement with Free Running Counter
and Two Capture Registers ............................................................................................ 141
Timing of Pulse Width Measurement with Free Running Counter and Two Capture
Registers (with rising edge specified) ............................................................................. 142
Control Register Settings for Pulse Width Measurement by Restarting .......................... 143
Timing of Pulse Width Measurement by Restarting (with rising edge specified) ............. 144
Control Register Settings in External Event Counter Mode ............................................ 145
Configuration of External Event Counter ........................................................................ 145
Timing of External Event Counter Operation (with rising edge specified) ....................... 146
Set Contents of Control Registers in Square Wave Output Mode ................................... 147
Timing of Square Wave Output Operation ...................................................................... 147
Control Register Settings for One-Shot Pulse Output with Software Trigger ................... 149
Timing of One-Shot Pulse Output Operation with Software Trigger ................................ 150
Control Register Settings for One-Shot Pulse Output with External Trigger .................... 151
Timing of One-Shot Pulse Output Operation with External Trigger (with rising edge
specified)........................................................................................................................ 152
Start Timing of 16-Bit Timer Register.............................................................................. 153
Timing after Changing Compare Register during Timer Count Operation....................... 153
Data Hold Timing of Capture Register ............................................................................ 154
Operation Timing of OVF0 Flag ...................................................................................... 155
7-12
7-13
7-14
7-15
7-16
7-17
7-18
7-19
7-20
7-21
7-22
7-23
7-24
7-25
7-26
7-27
7-28
7-29
7-30
7-31
7-32
7-33