REV. 1.0.1 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC B13 STS1TXA_0_D0 TXHDLCDAT_0_0 TXGFCMSB_0 I/O TTL/ CMOS Transmit STS-1 T" />
參數(shù)資料
型號: XRT94L31IB
廠商: Exar Corporation
文件頁數(shù): 70/133頁
文件大?。?/td> 0K
描述: IC MAPPER DS3/E3/STS-1 504TBGA
標準包裝: 24
應用: 網(wǎng)絡切換
接口: 總線
電源電壓: 3.14 V ~ 3.47 V
封裝/外殼: 504-LBGA
供應商設備封裝: 504-TBGA(35x35)
包裝: 托盤
安裝類型: 表面貼裝
XRT94L31
41
REV. 1.0.1
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
B13
STS1TXA_0_D0
TXHDLCDAT_0_0
TXGFCMSB_0
I/O
TTL/
CMOS
Transmit STS-1 Telecom Bus Interface - Channel 0 - Data Bus Input
pin number 0/Transmit High-Speed HDLC Controller Input Interface
block - Channel 0 - Input Data Bus - Pin 0:
The function of this pin depends upon whether or not the STS-1 Telecom
Bus Interface, associated with Channel n is enabled.
If STS-1 Telecom Bus (Channel n) has been enabled -Transmit STS-
1 Telecom Bus Interface - Input Data Bus pin number 0 -
STS1TxA_0_D0:
This input pin along with STS1TXA_D_0[7:1] function as the Transmit
(Add) STS-1 Telecom Bus Interface - Input Data Bus for Channel 0. This
particular input pin functions as the LSB (Least Significant Bit) input pin
on the Transmit (Add) STS-1 Telecom Bus Interface - Input Data Bus.
The Transmit STS-1 Telecom Bus interface will sample and latch this pin
upon the falling edge of STS1TXA_CLK_0.
The LSB of any byte (within the incoming STS-1/STS-3 or STM-1 sig-
nal), which is being input into the Transmit STS-1 Telecom Bus - Input
Data Bus (for Channel 0) should be input via this pin.
If the STS-1 Telecom Bus Interface (associated with Channel 0) has
been disabled:
This input pin can function in either of the following roles, depending
upon which mode the XRT94L31 has been configured to operate in, as
described below.
If the XRT94L31 has been configured to operate in the High-Speed
HDLC Controller over DS3/STS-3 Mode - Transmit High-Speed HDLC
Controller Input Interface block - Channel 0 - Data Bus Input pin # 0 -
TxHDLCDAT_0_0:
If the XRT94L31 is configured to operate in the High-Speed HDLC
Controller over DS3/STS-3 Mode, then this input pin will function as
Bit 0 (the LSB) within the Transmit High-Speed HDLC Controller
Input Interface block - Input Data Bus (e.g., the TxHDLCData_0[7:0]
input pins).
The Transmit High-Speed HDLC Controller Input Interface block will pro-
vide the System-Side Terminal equipment with a byte-wide Transmit
High-Speed HDLC Controlller clock output signal (TxHDLCClk_0). The
Transmit High-Speed HDLC Controller Input Interface block will sample
the data residing on this input pin (along with the rest of the
TxHDLCData_0[7:0] input pins) upon the rising edge of the
TxHDLCClk_0 clock output signal.
If the XRT94L31 has been configured to operate in the ATM UNI
Mode
- TXGFCMSB_0 (Transmit GFC MSB Indicator - Channel 0)
- TXGFC_0 (Transmit GFC data - Channel 0)
- TXCELLTXED_0 (Cell Transmitted - Channel 0)
This input pin will only function in this role if the XRT94L31 has been
configured to operate in the ATM UNI Mode.
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關PDF資料
PDF描述
413985-1 CONN PLUG SMB RG-174 STR GOLD
VI-B4P-IW-F1 CONVERTER MOD DC/DC 13.8V 100W
413589-9 CONN PLUG BNC RG-59 CRIMP GOLD
MS27473T20B1PB CONN PLUG 79POS STRAIGHT W/PINS
1408149-3 CONN MMCX PLUG RT ANG RD-316
相關代理商/技術參數(shù)
參數(shù)描述
XRT94L31IB-F 功能描述:網(wǎng)絡控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT94L31IB-L 功能描述:網(wǎng)絡控制器與處理器 IC Mapper / Demapper RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT94L33 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS
XRT94L33_06 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
XRT94L33_07 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS