- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11763 > XRT94L31IB (Exar Corporation)IC MAPPER DS3/E3/STS-1 504TBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT94L31IB |
| 廠(chǎng)商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 62/133頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MAPPER DS3/E3/STS-1 504TBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 應(yīng)用： | 網(wǎng)絡(luò)切換 |
| 接口： | 總線(xiàn) |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 封裝/外殼： | 504-LBGA |
| 供應(yīng)商設(shè)備封裝： | 504-TBGA（35x35） |
| 包裝： | 托盤(pán) |
| 安裝類(lèi)型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
XRT94L31
34
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
AF19
AG21
AE17
STUFFCNTL_0/
TXHDLC_CLK_0
STUFFCNTL_1/
TXHDLC_CLK_1
STUFFCNTL_2/
TXHDLC_CLK_2
I/O
TTL/
CMOS
STUFFCNTL_n/TxHDLC_CLK_n:
The function of this input pin depends upon (1) whether or not the
XRT94L31 has been configured to operate in the ATM UNI/PLCP Mode
and (2) whether a given DS3/E3 Framer block/Channel has been config-
ured to operate in the High-Speed HDLC Controller Mode, as described
below.
STUFFCNT_n:Transmit PLCP Processor block Nibble-Stuff Control
Input pin - ATM UNI Mode Only:
This pin only functions in this particular role if the XRT94L31 has been
configured to operate in the ATM UNI Mode.
TxHDLC_CLK[2:0]:Transmit HDLC Controller block Clock output
signal - High-Speed HDLC Controller Mode Only:
This output signal functions as the demand clock for the Transmit HDLC
Controller, associated with the DS3/E3 Framer blocks. Whenever the
user pulls the Snd_Msg input pin "High" then the Transmit HDLC Con-
troller block begins to sample and latch the contents of the TxHDL-
CDat[7:0] input pins upon the falling edge of this clock signal. The user
is advised to configure their terminal equipment circuitry to output (or
place) data onto the TxHDLCDat[7:0] bus upon the rising edge of this
clock signal.
Since the Transmit HDLC Controller block is sampling and latching 8-bits
of data at a given time, it may be assumed that the frequency of the
TxHDLC_CLK_n output signal is either 34.368MHz/8 or 44.736MHz/8.
In general, this presumption is true. However, because the Transmit
HDLC Controller block is also performing Zero-Stuffing of the user data
that it accepts from the Terminal Equipment, the frequency of this signal
may be slower.
NOTE: If the DS3/E3 Framer block has NOT been configured to operate
in the High-Speed HDLC Controller Mode, tie this pin to GND.
AC17
AD17
AG20
EIGHTKHZSYNC_0/
RXHDLC_CLK_0
EIGHTKHZSYNC_1/
RXHDLC_CLK_1
EIGHTKHZSYNC_2/
RXHDLC_CLK_2
I/O
TTL/
CMOS
EIGHTKHZSYNC_n/RXHDLC_CLK_n:
The function of this input pin depends upon (1) whether or not the
XRT94L31 has been configured to operate in the ATM UNI/PLCP Mode
and (2) whether a given DS3/E3 Framer Block/Channel has been config-
ured to operate in the High-Speed HDLC Controller Mode, as described
below.
EIGHTKHZSYNC_n: Transmit PLCP Processor Block 8kHz Framing
Alignment Input - ATM UNI Mode Only:
This pin only functions in this particular role if the XRT94L31 has been
configured to operate in the ATM UNI Mode.
RxHDLC_CLK_n: Receive High-Speed HDLC Controller Output
Interface block - Clock output signal - High-Speed HDLC Controller
over DS3/STS-3 Mode Only:
The Receive High-Speed HDLC Controller Output Interface block out-
puts data via the RxHDLCDat_n[7:0] output pins upon the rising edge of
this clock signal. The user is advised to configure the terminal equip-
ment to sample the contents of the RxHDLCDat_n[7:0] output pins upon
the falling edge of this clock signal.
NOTE: If the DS3/E3 Framer block has NOT been configured to operate
in the High-Speed HDLC Controller Mode, tie this pin to GND.
D27
TXPERR
I
TTL
For Mapper applications, please connect this pin to GND.
G25
TxPEOP
I
TTL
For Mapper applications, please connect this pin to GND.
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 413985-1 | CONN PLUG SMB RG-174 STR GOLD |
| VI-B4P-IW-F1 | CONVERTER MOD DC/DC 13.8V 100W |
| 413589-9 | CONN PLUG BNC RG-59 CRIMP GOLD |
| MS27473T20B1PB | CONN PLUG 79POS STRAIGHT W/PINS |
| 1408149-3 | CONN MMCX PLUG RT ANG RD-316 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT94L31IB-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L31IB-L | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Mapper / Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L33 | 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS |
| XRT94L33_06 | 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET |
| XRT94L33_07 | 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。