REV. 1.0.1 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC C17 E25 AF10 STS1RXD_C1J1_0 TXDS3LINECLK_0 STS1RXD_C1J1_1 TXDS3LINECLK_1" />
參數(shù)資料
型號： XRT94L31IB
廠商： Exar Corporation
文件頁數(shù)： 105/133頁
文件大?。?/td> 0K
描述： IC MAPPER DS3/E3/STS-1 504TBGA
標準包裝： 24
應用： 網(wǎng)絡(luò)切換
接口： 總線
電源電壓： 3.14 V ~ 3.47 V
封裝/外殼： 504-LBGA
供應商設(shè)備封裝： 504-TBGA（35x35）
包裝： 托盤
安裝類型： 表面貼裝
XRT94L31
73
REV. 1.0.1
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
C17
E25
AF10
STS1RXD_C1J1_0
TXDS3LINECLK_0
STS1RXD_C1J1_1
TXDS3LINECLK_1
STS1RXD_C1J1_2
TXDS3LINECLK_2
O
CMOS
STS-1 Receive Telecom Bus - C1/J1 Byte Phase Indicator Output
Signal - Channel n:
The function of this output pin depends upon whether or not the STS-1
Telecom Bus Interface for Channel n has been enabled.
If STS-1 Telecom Bus (Channel n) has been enabled - STS-1
Receive Telecom Bus - C1/J1 Byte Phase Indicator Output Signal:
This output pin pulses "High" under the following two conditions.When-
ever the C1 byte is being output via the STS1RXD_D_0[7:0] output, and
Whenever the J1 byte is being output via the STS1RXD_D_0[7:0] out-
put.
NOTES:
1. The STS-1 Receive (Drop) Telecom Bus (associated with
Channel n) will indicate that it is transmitting the C1 byte (via
the STS1RXD_D_0[7:0] output pins), by pulsing this output pin
"High" (for one period of STS1RXD_CK_0) and keeping the
STS1RXD_PL_0 output pin pulled "Low".
2. The STS-1 Receive (Drop) Telecom Bus (associated with
Channel n) will indicate that it is transmitting the J1 byte (via the
STS1RXD_D_0[7:0] output pins), by pulsing this output pin
"High" (for one period of STS1RXD_CK_0) while the
STS1TXD_PL_0 output pin is pulled "High".
TXDS3LINECLK_0 (Transmit DS3/E3/STS-1 line clock to LIU - Chan-
nel n)
B18
G24
AG9
STS1RXD_DP_0
TXDS3POS_0
STS1RXD_DP_1
TXDS3POS_1
STS1RXD_DP_2
TXDS3POS_2
O
CMOS
STS-1 Receive (Drop) Telecom Bus - Parity Output pin - Channel n:
The function of this output pin depends upon whether or not the STS-1
Telecom Bus Interface for Channel n has been enabled.
If STS-1 Telecom Bus (Channel n) has been enabled
- STS-1 Receive Telecom Bus - Parity Output pin:
This output pin can be configured to function as one of the following.
The EVEN or ODD parity value of the bits which are output via the
STS1RXD_D_0[7:0] output pins.
The EVEN or ODD parity value of the bits which are being output via the
STS1RXD_D_0[7:0] output pins and the states of the STS1RXD_PL_0
and STS1RXD_C1J1_0 output pins.
This output pin will ultimately be used (by drop-side circuitry) to verify the
verify of the data which is output via the STS-1 Telecom Bus Interface
associated with Channel n.
NOTE: The user can make any one of these configuration selections by
writing the appropriate value into the Telecom Bus Control
Register (Address Location = 0x013B).TXDS3POS_0 (Transmit
DS3/E3/STS-1 line data positive to LIU- Channel n)
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
413985-1 CONN PLUG SMB RG-174 STR GOLD
VI-B4P-IW-F1 CONVERTER MOD DC/DC 13.8V 100W
413589-9 CONN PLUG BNC RG-59 CRIMP GOLD
MS27473T20B1PB CONN PLUG 79POS STRAIGHT W/PINS
1408149-3 CONN MMCX PLUG RT ANG RD-316
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT94L31IB-F 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT94L31IB-L 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Mapper / Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT94L33 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS
XRT94L33_06 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
XRT94L33_07 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*