Rev.1.01 TIMING: CLOCK BASICS There are 8 clock signals SBLK, SPIX, ADCLK, CLAMP, CAL, PBLK, EOS and Fsync. The pixel rate clocks a" />
參數(shù)資料
型號： XRD98L63ZEVAL
廠商： Exar Corporation
文件頁數(shù)： 15/41頁
文件大?。?/td> 0K
描述： EVAL BOARD FOR XRD98L63
標準包裝： 1
系列： *
XRD98L63
22
Rev.1.01
TIMING: CLOCK BASICS
There are 8 clock signals SBLK, SPIX, ADCLK,
CLAMP, CAL, PBLK, EOS and Fsync.
The pixel rate clocks are SBLK, SPIX, and ADCLK.
SBLK controls sampling of the Black reference level
for each pixel. SPIX controls sampling of the Video
level for each pixel. ADCLK controls the ADC sampling
of the PGA output and ADC operation.
The line rate clocks are CLAMP, CAL, PBLK and EOS.
CLAMP controls the DC restore function for the exter-
nal AC coupling capacitors. CAL controls the Black
level calibration by defining the OB pixels at the start
or end of each line. In the One Shot mode (CAL only),
CLAMP is not used. PBLK is used to disconnect the
CDS from the CCDin & REFin pins during vertical shift
time. If the DOclamp bit in the Clock register is high,
PBLK will also force the digital output bus, DB[11:0], to
output the value in the Offset register, OB[7:0]. EOS
is used in the Multiple Gain mode to indicate if a line (or
field) is even or odd.
Clock Polarity
Each of the 8 clock pins has a separate polarity control
bit in the Polarity register. If the polarity bit for a clock
is low, then the clock is active low. If the polarity bit for
a clock is high, then the clock is active high. After reset
(by POR, Reset bit or XRESET pin), all clocks default
to active low; EOS defaults to active high.
Polarity
SBLK
SPIX
ADCLK
CAL
CLAMP
Aperture
Delays
Clock
Logic
AFE
ADC
Calibration
PBLK
EOS
Fsync
Figure 15. Clock Polarity & Aperture Delays
Figure 14. Pixel Timing Showing Pipeline Delay
Pipeline Delay
The digital outputs, DB[11:0] and OVER, are synchro-
nized to ADCLK. When ADCLKpol=0 (default), the
digital outputs change on the rising edge of ADCLK.
Figure 14 shows the pipeline delay (latency) from
sampling a pixel at the CDS input, until the correspond-
ing data is available at the digital output.
CCD
Signal
SBLK
SPIX
ADCLK
Black Level
Video
Level
DB[11:0]
sample
PGA1out
sample
black
sample
video
bit 11
bit 10
bit 9
bit 8
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bits 1&0
error
correction
Pixel N
Pixel N+1
Pixel N-1
Pixel N-2
Pixel N-3
Pixel N-4
Pixel N-5
Pixel N-6
Pixel N-7
7.5 Pixel Pipeline Delay
Pixel N-8
t
DL
sample
PGA2out
相關PDF資料
PDF描述
RCB13DHLN CONN EDGECARD 26POS DIP .050 SLD
P1330R-104K INDUCTOR POWER 100.0UH SMD
VI-270-EY CONVERTER MOD DC/DC 5V 50W
0210490388 CABLE JUMPER 1.25MM .030M 32POS
VE-20X-EY CONVERTER MOD DC/DC 5.2V 50W
相關代理商/技術參數(shù)
參數(shù)描述
XRDAN27 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects
XRDAN28 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data
XRDAN29 制造商:EXAR 制造商全稱:EXAR 功能描述:Criteria for Accurate Sampling of Analog Signals
XRDAN30 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Current Output D/A Converter Design Concepts for Wide Bandwidth Applications
XR-E 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp XR-E and XR-C LED Binning and Labeling
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*