- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2018 > XRD98L59AIGTR (Exar Corporation)IC CCD DIGITIZER 10BIT 28TSSOP PDF資料下載
參數(shù)資料
| 型號： | XRD98L59AIGTR |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 18/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD DIGITIZER 10BIT 28TSSOP |
| 產(chǎn)品變化通告： | Obsolescence Notification 15/Apr/2010 |
| 標準包裝： | 1,500 |
| 位數(shù)： | 10 |
| 通道數(shù)： | 1 |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 3.6 V |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
25
Rev. 2.00
XRD98L59
Digital Noise Supression (DNS Filter)
To activate the DNS mode, a "1" is written to DNS1 bit in
the Calibration register (bit D2 of Serial Interface Register
#5). By default the DNS mode is active.
In DNS mode, the user has the option to select narrow
band or wide band Noise Suppression Filters by setting
DNS0 bit to a "1" (narrow) or "0" (wide) respectively. Best
performance is achieved by setting DNS1 = "1" and
DNS0 = "0".
Hold Mode
The purpose of this mode is to prevent any changes in the
Fine or Coarse accumulators. The idea is to first run the
calibration normaly so the Fine and Coarse accumulators
converge on the programmed Target Offset Code. Then,
just before acquiring the final image data, activate the
Hold mode. This will ensure the black level offset of the
CDS/PGA does not change while the final image is being
transferred out of the CCD. Once the image has been
acquired from the CCD, turn off the Hold mode so the chip
can continue to compensate for any changes in offset
due to temperature drift or other effects.
To activate the Hold mode write a 1 to the CAL Hold bit
in the Calibration register (bit D4 of Serial Interface
Register #5). By default the Hold mode is not active.
Manual Mode
The purpose of this mode is to disable the automatic
calibration feature. In the Manual mode, the Coarse
accumulator is programmed by writing to the CDAC
register, the Fine accumulator is programmed by writing
to the FDAC register. The Fine accumulator is a 10 bit
register, but the Serial interface registers are only 8 bits
wide. As shown in the Serial Interface Register Address
Map, two serial interface registers are concatenated to
provide 10 bits to the Fine accumulator.
To activate the Manual mode write a 1 to the ManDAC bit
in the Calibration register (bit D0 of Serial Interface
Register #5). By default the Manual mode is not active.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRD98L61AIV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRD98L62ACV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRD98L63AIV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRD98L59AIGTR-F | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| XRD98L61 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61_01 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV-F | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。