參數(shù)資料
型號: VSC8140
廠商: Vitesse Semiconductor Corporation.
英文描述: 2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
中文描述: 2.48832Gb /秒16:1的SONET集成時鐘發(fā)生器/ SDH的收發(fā)器
文件頁數(shù): 13/34頁
文件大小: 528K
代理商: VSC8140
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 805/388-3700 FAX: 805/987-5896
Page 13
9/6/00
VITESSE
Data Sheet
VSC8140
2.48832Gb/s 16:1 SONET/SDH
Transceiver with Integrated Clock Generator
G52251-0, Rev. 4.0
Supplies
The VSC8140 is specified as a PECL device with a single positive 3.3V supply. Should the user desire to
use the device in an ECL environment with a negative 3.3V supply, then V
CC
will be ground and V
EE
will be -
3.3V. If used with V
EE
tied to -3.3V, the TTL control signals are still referenced to V
EE
.
Decoupling of the power supplies is a critical element in maintaining the proper operation of the part. It is
recommended that the V
CC
power supply be decoupled using a 0.1
μ
F and 0.01
μ
F capacitor placed in parallel
on each V
CC
power supply pin as close to the package as possible. If room permits, a 0.001
μ
F capacitor should
also be placed in parallel with the 0.1
μ
F and 0.01
μ
F capacitors mentioned above. Recommended capacitors are
low-inductance ceramic SMT X7R devices. For the 0.1
μ
F capacitor, a 0603 package should be used. The
0.01
μ
F and 0.001
μ
F capacitors can be either 0603 or 0403 packages.
Extra care needs to be taken when decoupling the analog power supply pins (labeled V
CCANA
). In order to
maintain the optimal jitter and loop bandwidth characteristics of the PLL contained in the VSC8140, the analog
power supply pins should be filtered from the main power supply with a 10
μ
H C-L-C pi filter. If preferred, a
ferrite bead may be used to provide the isolation. The 0.1
μ
F and 0.01
μ
F decoupling capacitors are still required
and must be connected to the supply pins between the device and the C-L-C pi filter (or ferrite bead).
For low frequency decoupling, 47
μ
F tantalum low-inductance SMT caps are sprinkled over the board’s
main +3.3V power supply and placed close to the C-L-C pi filter.
If the device is being used in an ECL environment with a -3.3V supply, then all references to decoupling
V
CC
must be changed to V
EE
, and all references to decoupling 3.3V must be changed to -3.3V.
Figure 17: PLL Power Supply Decoupling Scheme
Note: V
CC
can be tied to V
CCANA
V
EE
V
EEANA
V
CC
V
CCANA
V
CCANA
10
μ
H
0.1
μ
F
0.1
μ
F
0.01
μ
F
相關PDF資料
PDF描述
VSC8140QR 2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8140TW 2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8141 Multi-Rate 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8142 2.5G Multi-rate SONET/SDH Transceiver Family
VSC8144 2.488Gb/s 4:1 SONET/SDH Transceiver with Integrated Clock Generator
相關代理商/技術參數(shù)
參數(shù)描述
VSC8140QR 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8140TW 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8141 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Multi-Rate 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8141QR 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Multi-Rate 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8141TW 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Multi-Rate 16:1 SONET/SDH Transceiver with Integrated Clock Generator