參數(shù)資料
型號(hào)： VSC8140
廠商： Vitesse Semiconductor Corporation.
英文描述： 2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
中文描述： 2.48832Gb /秒16:1的SONET集成時(shí)鐘發(fā)生器/ SDH的收發(fā)器
文件頁(yè)數(shù)： 10/34頁(yè)
文件大小： 528K
代理商： VSC8140
VITESSE
Data Sheet
VSC8140
2.48832Gb/s 16:1 SONET/SDH
Transceiver with Integrated Clock Generator
Page 10
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 805/388-3700 FAX: 805/987-5896
9/6/00
G52251-0, Rev. 4.0
Transmitter High-Speed Data and Clock Outputs
The high-speed data and clock output drivers (TXOUT and TXCLKOUT) consist of a differential pair
designed to drive a 50
transmission line. The transmission line should be terminated with a 100
resistor at
the load between true and complement outputs (see Figure 13). No connection to a termination voltage is
required. The output driver is back terminated to 50
on-chip, providing a snubbing of any reflections. If used
single-ended, the high-speed output driver must still be terminated differentially at the load with a 100
resistor
between true and complement outputs.
In order to save power, the high-speed transmit clock output (TXCLKOUT) can be powered down by con-
necting the power pins VEEP_CLK and VEE_PWRDN to the V
CC
supply instead of to V
EE
.
Figure 14: AC Termination of Low-Speed LVPECL REFCLK and LPTIMCLK Inputs
Reference Clock Inputs
The incoming low-speed reference clock inputs are received by differential LVPECL inputs REFCLK± .
Off-chip termination of these inputs is required (see Figure 14).
In most situations these inputs will have high transition density and little DC offset. However, in cases
where this does not hold, direct DC connection is possible. All serial clock inputs have the same circuit topol-
ogy, as shown in Figure 14. If the input signal is driven differentially and DC-coupled to the part, the mid-point
of the input signal swing should be centered about the input common-mode voltage V
CM
and not exceed the
maximum allowable amplitude. For single-ended, DC-coupling operations, it is recommended that the user pro-
vides an external reference voltage. The external reference should have a nominal value equivalent to the com-
mon-mode switch point of the DC-coupled signal, and can be connected to either side of the differential gate.
V
CC
= 3.3V
V
EE
= 0V
C
IN
Chip Boundary
Z
O
C
IN
TYP = 100nF
for AC operation
R2
R1
R1
||
R2 = Z
o
, R1 = 83
R2 =125
V
CC
R2 + V
EE
R1
R1+R2
= V
BIAS
V
CC
V
EE
V
CC
C
IN
Z
O
R2
R1
V
EE
相關(guān)PDF資料
PDF描述
VSC8140QR 2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8140TW 2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8141 Multi-Rate 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8142 2.5G Multi-rate SONET/SDH Transceiver Family
VSC8144 2.488Gb/s 4:1 SONET/SDH Transceiver with Integrated Clock Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VSC8140QR 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8140TW 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:2.48832Gb/s 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8141 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Multi-Rate 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8141QR 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Multi-Rate 16:1 SONET/SDH Transceiver with Integrated Clock Generator
VSC8141TW 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Multi-Rate 16:1 SONET/SDH Transceiver with Integrated Clock Generator
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*