- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383985 > USB97C201-MN (STANDARD MICROSYSTEMS CORP) USB 2.0 ATA/ ATAPI Controller PDF資料下載
參數(shù)資料
| 型號： | USB97C201-MN |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 總線控制器 |
| 英文描述： | USB 2.0 ATA/ ATAPI Controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 40/59頁 |
| 文件大?。?/td> | 385K |
| 代理商： | USB97C201-MN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
SMSC DS – USB97C201
Page 40
Rev. 03/25/2002
PRELIMINARY
Table 58 –ATA Ultra DMA Timing Register
ATA_DMA
(0xDE - RESET=0x00)
NAME
Reserved
DMA_TMG[2:0]
ATA ULTRA DMA TIMING REGISTER
DESCRIPTION
These bits always reads “0”.
Drive Timing.
These bit settings the Ultra DMA mode that the ATA
interface operates when Ultra DMA operation is enabled.
They therefore determine the minimum data write strobe
Cycle Time (CT) and minimum Ready to Pause time (RP).
are shown below:
000: CT=
267ns
, RP=
333ns
(Mode 0)
001: CT=
167ns
, RP=
266ns
(Mode 1)
010: CT=
133ns
, RP=
200ns
(Mode 2)
011: CT=
100ns
, RP=
200ns
(Mode 3)
100: CT=
66ns
, RP=
200ns
(Mode 4)
101 thru 111 reserved
BIT
[7:3]
[2:0]
R/W
R
R/W
ULTRA DMA TIMING MODES
Mode 1
(~167ns)
Mode (Data
Strobe
Cycle Time)
Bit Settings
Mode 0
(~1267ns)
Mode 2
(~133ns)
Mode 3
(~100ns)
Mode 4
(~66ns)
000
001
010
011
100
Table 59 – IDE Timing Register
IDE_TIM
(0xDF - RESET=0x00)
BIT
[7:6]
IDE TIMING REGISTER
DESCRIPTION
NAME
ISP[1:0]
R/W
R/W
IORDY Sample Point. This field selects the number of 30MHz
clocks (33ns/clock) between IDE_nIOx assertion and the first
IORDY sample point. In fast PIO timing mode (See bit 3
below), this sets the active period for the data strobe.
Bits [7-6]Number of Clocks
00
5 clocks
01
4 clocks
10
3 clocks
11
2 clocks.
Recovery Time. This field selects the minimum number of
30MHz clocks(33ns/clock) between the last IORDY sample
point and the next IDE_nIOx strobe. In fast PIO timing mode
(See bit 3 below), this sets the inactive period for the data
strobe.
[5:4]
RT[0:1]
R/W
Bits [5-4]Number of Clocks
00
4 clocks
01
3 clocks
10
2 clocks
11
1 clock.
DMA Timing Enable Only.
1: Fast timing mode is enabled for non-UDMA DMA data. PIO
transfer to the IDE data port will run in compatible timing.
0: Both non-UDMA DMA and PIO data transfers to drive will
use the fast timing mode.
3
DTE
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USB97CFDC-MN | USB FLOPPY DISK CONTROLLER |
| USB97C202 | ATA/ATAPI CONTROLLER |
| USB97C202-MN-02 | ATA/ATAPI CONTROLLER |
| USB97C223 | capacitor Selection for Internal Regulator Output Pins |
| USB97C243 | capacitor Selection for Internal Regulator Output Pins |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USB97C202 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller |
| USB97C202_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller |
| USB97C202-MN-02 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| USB97C202-MN-04 | 制造商:Rochester Electronics LLC 功能描述:USB 2.0 ATA/ATAPI PERI CNTRLR - Bulk |
| USB97C202-MN-05 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。