- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383985 > USB97C201-MN (STANDARD MICROSYSTEMS CORP) USB 2.0 ATA/ ATAPI Controller PDF資料下載
參數(shù)資料
| 型號： | USB97C201-MN |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 總線控制器 |
| 英文描述： | USB 2.0 ATA/ ATAPI Controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 26/59頁 |
| 文件大小： | 385K |
| 代理商： | USB97C201-MN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
SMSC DS – USB97C201
Page 26
Rev. 03/25/2002
PRELIMINARY
Table 17 - Utility Configuration Register
UTIL_CONFIG
(9D RESET=0x00)
NAME
R/W
SRAMSW
R/W
UTILITY CONFIGURATION REGISTER
DESCRIPTION
1 = The 768 byte SRAM is located at 0x0400-
0x06FF in the Code Space, instead of
external Memory.
0 = The 768 byte SRAM is located at 0x0400-
0x06FF in the XDATA space.
Reserved. This bit should never be written to
a “1”.
1 = GPIO0 Output Auto Toggle enabled.
0 = Disabled, normal operation occurs.
GPIO4/SOF Output Select Mux
0 = GPIO4
1 = The IDE_nIOW signal is output.
P3.5 Timer 1 input trigger source
0 = GPIO3
1 = TBD
P3.4 Timer 0 input trigger source
0 = GPIO2
1 = TBD
GPIO1/TXD Output Select Mux
0 = GPIO1
1 = P3.1
P3.0 RXD/GPIO0 Input Select Mux
0 = RXD<=GPIO0
1 = RXD<='0'
BIT
7
6
Reserved
R/W
5
GPIO0_TOG
R/W
4
GPIO4/nWE
R/W
3
GPIO3/T1
R/W
2
GPIO2/T0
R/W
1
GPIO1/TXD
R/W
0
GPIO0/RXD
R/W
Note 1:
GPIO0, when used as an output, will automatically toggle with 1second period and 50% duty cycle if
GPIO0_TOG is high.
Table 18 – SRAM Data Port Register
SRAM_DATA
(0x9F- RESET=0x00)
NAME
R/W
SRAM_DATA
[7:0]
SRAM DATA PORT
REGISTER
BIT
[7:0]
DESCRIPTION
R/W
Data to be read or written
from/to the buffer SRAM. The
address
of
determined
SRAM_ADD1/2 registers. Data
to be written will be done so
upon write of this register.
While reads of the register
always reflects the data at the
memory location.
the
data
is
by
the
Table 19 – SRAM Address Register 1
SRAM_ADD1
(A1 RESET=0x00)
NAME
R/W
SRAM_ADD
[7:0]
SRAM ADDRESS REGISTER 1
BIT
[7:0]
DESCRIPTION
R/W
This register contains lower bits
of the address in the buffer
RAM that the SRAM_DATA
register reads or writes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USB97CFDC-MN | USB FLOPPY DISK CONTROLLER |
| USB97C202 | ATA/ATAPI CONTROLLER |
| USB97C202-MN-02 | ATA/ATAPI CONTROLLER |
| USB97C223 | capacitor Selection for Internal Regulator Output Pins |
| USB97C243 | capacitor Selection for Internal Regulator Output Pins |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USB97C202 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller |
| USB97C202_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller |
| USB97C202-MN-02 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| USB97C202-MN-04 | 制造商:Rochester Electronics LLC 功能描述:USB 2.0 ATA/ATAPI PERI CNTRLR - Bulk |
| USB97C202-MN-05 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。