![](http://datasheet.mmic.net.cn/190000/UPD780123GB-A1--XXX-8ET_datasheet_14990904/UPD780123GB-A1--XXX-8ET_110.png)
CHAPTER 5 CLOCK GENERATOR
User’s Manual U16315EJ3V1UD
110
(5) Oscillation stabilization time counter status register (OSTC)
This is the status register of the X1 input clock oscillation stabilization time counter. If the internal oscillation clock
is used as the CPU clock, the X1 input clock oscillation stabilization time can be checked.
OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.
When reset is released (reset by RESET input, POC, LVI, clock monitor, and WDT), the STOP instruction,
MSTOP = 1, and MCC = 1 clear OSTC to 00H.
Figure 5-6. Format of Oscillation Stabilization Time Counter Status Register (OSTC)
Address: FFA3H
After reset: 00H
R
Symbol
7
6
5
4
3
2
1
0
OSTC
0
MOST11
MOST13
MOST14
MOST15
MOST16
Oscillation stabilization time status
MOST11
MOST13
MOST14
MOST15
MOST16
When fXP =
10 MHz
When fXP =
12 MHz
Note
1
0
2
11/fXP min.
204.8
s min. 170.7 s min.
1
0
2
13/fXP min.
819.2
s min. 682.7 s min.
1
0
2
14/fXP min.
1.64 ms min. 1.37 ms min.
1
0
2
15/fXP min.
3.27 ms min. 2.73 ms min.
1
2
16/fXP min.
6.55 ms min. 5.46 ms min.
Note Expanded-specification products of standard products and (A) grade products only
Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and
remain 1.
2. If the STOP mode is entered and then released while the internal oscillation clock
is being used as the CPU clock, set the oscillation stabilization time as follows.
Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time
set by OSTS
The X1 oscillation stabilization time counter counts up to the oscillation
stabilization time set by OSTS. Note, therefore, that only the status up to the
oscillation stabilization time set by OSTS is set to OSTC after STOP mode is
released.
3. The wait time when STOP mode is released does not include the time after STOP
mode release until clock oscillation starts (“a” below) regardless of whether
STOP mode is released by RESET input or interrupt generation.
STOP mode release
X1 pin voltage
waveform
a
Remark
fXP: X1 input clock oscillation frequency