![](http://datasheet.mmic.net.cn/370000/UPD703201_datasheet_16740720/UPD703201_75.png)
Preliminary Product Information U15436EJ1V0PM
75
μ
PD703201, 703201Y, 703204, 703204Y, 70F3201, 70F3201Y, 70F3204, 70F3204Y
Bus Timing
(1) Multiplexed bus mode
(a) CLKOUT asynchronous: In multiplexed bus mode
(T
A
=
–
40 to +85
°
C, V
DD
= AV
DD
= EV
DD
= V
DD
BU = 2.2 to 2.7 V, V
SS
= AV
SS
= EV
SS
= V
SS
BU = 0 V, C
L
= 50 pF)
Parameter
Symbol
Conditions
MIN.
MAX.
Unit
Address setup time (to ASTB
↓
)
t
SAST
<11>
0.5T
–
15
ns
Address hold time (from ASTB
↓
)
t
HSTA
<12>
0.5T
–
15
ns
Delay time from RD
↓
to address float
t
FRDA
<13>
2
ns
Data input setup time from address
t
SAID
<14>
(2 + n)T
–
25
ns
Data input setup time from RD
↓
t
SRID
<15>
(1 + n)T
–
25
ns
Delay time from ASTB
↓
to RD
↓
, WRm
↓
t
DSTRDWR
<16>
0.5T
–
15
ns
Data input hold time (from RD
↑
)
t
HRDID
<17>
0
ns
Address output time from RD
↑
t
DRDA
<18>
(1 + i)T
–
15
ns
Delay time from RD, WRm
↑
to ASTB
↑
t
DRDWRST
<19>
0.5T
–
15
ns
Delay time from RD
↑
to ASTB
↓
t
DRDST
<20>
(1.5 + i)T
–
15
ns
RD, WRm low-level width
t
WRDWRL
<21>
(1 + n)T
–
15
ns
ASTB high-level width
t
WSTH
<22>
T
–
15
ns
Data output time from WRm
↓
t
DWROD
<23>
15
ns
Data output setup time (to WRm
↑
)
t
SODWR
<24>
(1 + n)T
–
20
ns
Data output hold time (from WRm
↑
)
t
HWROD
<25>
T
–
15
ns
t
SAWT1
<26>
n
≥
1
1.5T
–
25
ns
WAIT setup time (to address)
t
SAWT2
<27>
n
≥
1
(1.5 + n)T
–
25
ns
t
HAWT1
<28>
n
≥
1
(0.5 + n)T
ns
WAIT hold time (from address)
t
HAWT2
<29>
n
≥
1
(1.5 + n)T
ns
t
SSTWT1
<30>
n
≥
1
T
–
25
ns
WAIT setup time (to ASTB
↓
)
t
SSTWT2
<31>
n
≥
1
(1 + n)T
–
25
ns
t
HSTWT1
<32>
n
≥
1
nT
ns
WAIT hold time (from ASTB
↓
)
t
HSTWT2
<33>
n
≥
1
(1 + n)T
ns
HLDRQ high-level width
t
WHQH
<34>
T + 10
ns
HLDAK low-level width
t
WHAL
<35>
T
–
15
ns
Delay time from HLDAK
↑
to bus output
t
DHAC
<36>
–
3
ns
Delay time from HLDRQ
↓
to HLDAK
↓
t
DHQHA1
<37>
1.5T
(2n + 7.5)T + 25
ns
Delay time from HLDRQ
↑
to HLDAK
↑
t
DHQHA2
<38>
0.5T
1.5T + 25
ns
Remarks 1.
T = 1/f
CPU
(f
CPU
: CPU operation clock frequency)
n: Number of wait clocks inserted in the bus cycle.
The sampling timing changes when a programmable wait is inserted.
m = 0, 1
i: Number of idle states inserted after the read cycle (0 or 1).
The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from
X1.
2.
3.
4.
5.