- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382721 > UDA1350AH (NXP SEMICONDUCTORS) IEC 958 audio DAC(IEC 958音頻轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | UDA1350AH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | IEC 958 audio DAC(IEC 958音頻轉(zhuǎn)換器) |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 23/36頁 |
| 文件大?。?/td> | 154K |
| 代理商： | UDA1350AH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
1999 Dec 16
23
Philips Semiconductors
Preliminary specification
IEC 958 audio DAC
UDA1350AH
8.7.8.14
PLL reset
A 1-bit value to reset the PLL. This is the bit which is set in
the initialisation string. When this bit is asserted, the PLL
will be reset and the output clock of the PLL will be forced
to its lowest value, which is in the area of a few MHz.
Table 22
PLL reset
8.7.9
R
EADABLE REGISTERS
8.7.9.1
Mute status
A 1-bit value indicating whether the interpolator is muting
or not muting.
Table 23
Interpolator mute status
8.7.9.2
PLL lock detection
A 1-bit value indicating that the clock regeneration is
locked.
Table 24
PLL lock indication
8.7.9.3
SPDIF lock detection
A 1-bit value indicating the IEC 958 decoder is locked and
is decoding correct data.
Table 25
SPDIF lock detection
8.7.9.4
Audio sample frequency detection
A 2-bit value indicating the audio sample frequency of the
IEC 958 input signal.
Table 26
Audio sample frequency detection
8.7.9.5
PCM detection
A 1-bit value which indicates whether the IEC 958 input
contains PCM audio data or other binary data.
Table 27
Two channel PCM input detection
8.7.9.6
Pre-emphasis detection
A 1-bit value which indicates whether the pre-emphasis bit
was set on the IEC 958 input signal or not set.
Table 28
Pre-emphasis detection
8.7.9.7
Clock accuracy detection
A 2-bit value indicating the timing accuracy of the IEC 958
input signal is conforming to the IEC 958 specification.
Table 29
Input signal accuracy detection
RST PLL
FUNCTION
0
1
normal operation
PLL is reset
MT stat
FUNCTION
0
1
no muting
muting
PLL lock
FUNCTION
0
1
out-of-lock
locked
SPD lock
FUNCTION
0
1
not locked
or
non-PCM data detected
locked
and
PCM data detected
ASF1
ASF0
FUNCTION
0
0
1
1
0
1
0
1
44.1 kHz
undefined
48.0 kHz
32.0 kHz
PCM stat
FUNCTION
0
1
input with two channel PCM data
input without two channel PCM data
PRE
FUNCTION
0
1
no pre-emphasis
pre-emphasis
ACC1
ACC0
FUNCTION
0
0
1
1
0
1
0
1
level II
level I
level III
undefined
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1350ATS | IEC 958 audio DAC |
| UDA1351 | 96 kHz IEC 958 audio DAC |
| UDA1351H | 96 kHz IEC 958 audio DAC |
| UDA1351TS | 96 kHz IEC 958 audio DAC |
| UDA1352HL | 48 kHz IEC 60958 audio DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1350ATS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:IEC 958 audio DAC |
| UDA1351 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:96 kHz IEC 958 audio DAC |
| UDA1351H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:96 kHz IEC 958 audio DAC |
| UDA1351H/N1,551 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 96 KHZ SPDIF DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| UDA1351H/N1,557 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 96 KHZ SPDIF DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。