- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384031 > TSB14C01AI (Texas Instruments, Inc.) 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER PDF資料下載
參數(shù)資料
| 型號： | TSB14C01AI |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| 中文描述： | 5V的電機(jī)及電子學(xué)工程師聯(lián)合會1394-1995背板收發(fā)器/仲裁者 |
| 文件頁數(shù)： | 25/31頁 |
| 文件大?。?/td> | 424K |
| 代理商： | TSB14C01AI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁
TSB14C01A, TSB14C01AI, TSB14C01AM
5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
SGLS107A – FEBRUARY 1999 – REVISED NOVEMBER 1999
25
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
urgent arbitration
The backplane environment enhances the fair priority algorithm by splitting access opportunities among nodes
based on two priority classes: fair and urgent. Nodes using an urgent priority can use up to three-fourths of the
access opportunities, with the remaining ones equally shared among nodes using the fair priority. All nodes are
required to implement the fair priority class, while the urgent priority class is optional. Packets are labeled as
urgent when that priority class was used.
The fair/urgent allocation uses the same fairness interval described in fair arbitration but accompanies the
arbitration_enable flag with an urgent_count. The fair/urgent method works as follows:
When the bus is idle for longer than an arbitration reset gap, a fairness interval begins and all nodes set
their arbitration_enable flags, while nodes implementing urgent priority set their urgent_count to three.
A node that is waiting to send a packet using the fair priority class should begin arbitrating after detecting
a subaction gap as long as its arbitration_enable flag is set. When its arbitration_enable flag is cleared, it
waits for an arbitration reset gap before it begins arbitrating. When such a node wins an arbitration contest,
it sends a packet without the urgent label and its arbitration_enable flag is cleared.
A node that is waiting to send a packet with urgent priority begins arbitrating after detecting a subaction gap
if its urgent_count is nonzero. When its urgent_count is zero, it waits for an arbitration reset gap before it
begins arbitrating. Whenever such a node wins an arbitration contest, it sends a packet with the urgent label.
A node implementing urgent priority sets its urgent_count to three whenever an unlabeled (i.e., fair) packet
is transmitted or received. This includes received packets that are addressed to other nodes.
A node decrements its urgent_count whenever a packet with the urgent label is transmitted or received. This
includes received packets that are addressed to other nodes. This ensures that there is at most three urgent
packets for every fair packet. This does not ensure that every node using urgent priority obtains the bus
three times for each fairness interval. The node arbitrating with the highest priority always obtains the bus
before other nodes arbitrating with an urgent, but lower, priority.
In the presence of urgent nodes, a fairness interval ends after the final fair node and up to three remaining urgent
nodes have successfully accessed the bus. Since all fair nodes now have their arbitration_enable signals reset
and all urgent nodes have their urgent_count decremented to zero, none of the nodes can access the bus. The
bus remains idle until an arbitration reset gap has occurred, re-enabling arbitration on all nodes and starting the
next fairness interval. This process is illustrated in Figure 13, which illustrates a situation where there are three
nodes arbitrating for the bus with physical_IDs such that A has the highest priority, B is in the middle priority,
and C has the lowest priority, with nodes A and C using fair priority and B using urgent:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB14C01AMHV | Circular Connector; No. of Contacts:79; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:20; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:20-35 RoHS Compliant: No |
| TSB14C01AM | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSSOP-56 | Fairchild Semiconductor Product Package Material Disclosure |
| TSSOP-8PIN | Package Dimensions |
| TSWC01622 | SONET/SDH/PDH/ATM Clock Synthesizer and Protection Switch(SONET/SDH/PDH/ATM 時鐘合成器和保護(hù)開關(guān)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB14C01AIPM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB14C01AM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB14C01AMHV | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB14C01APM | 功能描述:1394 接口集成電路 5V 50/100Mbps Backplane PLC RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14C01APMG4 | 功能描述:1394 接口集成電路 5V 50/100Mbps Backplane PLC RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。