- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383962 > TPA5050_07 (Texas Instruments, Inc.) STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL PDF資料下載
參數(shù)資料
| 型號： | TPA5050_07 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL |
| 中文描述： | 立體聲數(shù)字音頻口形同步延遲與I2C控制 |
| 文件頁數(shù)： | 5/21頁 |
| 文件大?。?/td> | 782K |
| 代理商： | TPA5050_07 |
www.ti.com
Serial Audio Input Ports
over recommended operating conditions (unless otherwise noted)
th1
tsu1
tsu2
th2
DATA
BCLK
(Input)
LRCLK
(Input)
APPLICATION INFORMATION
AUDIO SERIAL INTERFACE
The audio serial interface for the TPA5050 consists of a 3-wire synchronous serial port. It includes LRCLK,
BCLK, and DATA. BCLK is the serial audio bit clock, and it is used to clock the serial data present on DATA into
the serial shift register of the audio interface. Serial data is clocked into the TPA5050 on the rising edge of
BCLK. LRCLK is the serial audio left/right word clock. It is used to latch serial data into the internal registers of
the serial audio interface. LRCLK is operated at the sampling frequency, fs. BCLK can be operated at 32 to 64
times the sampling frequency for right-justified, left-justified, and I
2
S formats. A system clock is not necessary for
the operation of the TPA5050.
AUDIO DATA FORMATS AND TIMING
The TPA5050 supports industry-standard audio data formats, including right-justified, I
2
S, and left-justified. The
data formats are shown in
Figure 4
. Data formats are selected using the I
2
C interface and register map (see
Table 1
).
TPA5050
SLOS492B–MAY 2006–REVISED MAY 2007
TEST CONDITIONS
MIN
1.024
TYP
MAX
12.288
UNIT
MHz
ns
ns
ns
ns
kHz
f
SCLKIN
Frequency, BCLK 32
×
fs, 48
×
fs, 64
×
fs
t
su1
Setup time, LRCLK to BCLK rising edge
t
h1
Hold time, LRCLK from BCLK rising edge
t
su2
Setup time, DATA to BCLK rising edge
t
h2
Hold time, DATA from BCLK rising edge
LRCLK frequency
BCLK duty cycle
LRCLK duty cycle
BCLK rising edges between LRCLK rising edges
10
10
10
10
32
48
192
50%
50%
LRCLK duty cycle = 50%
32
64
BCLK edges
Figure 3. Serial Data Interface Timing
5
Submit Documentation Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPA6204A1DGN | R-78Bxx-1.0(L) Series - Innoline Regulated DC-DC Converters; Output Voltage (Vdc): 5.0V; Output Current (A): 1.0A; Features: Efficiency up to 97%,Non isolated, no need for heatsinks; Pin-out compatible with LM78XX Linears; Low profile( L*W*H=11.5*8.5*17.5mm); Wide input range.(4.75V ~ 34V); Short circuit protection, Thermal shutdown; Non standard outputs available as specialsbetween 1.5V ~15V; Low ripple and noise; ?L? version with 90?? pins |
| TPS2045P | CURRENT-LIMITED POWER-DISTRIBUTION SWITCHES |
| TPS2055P | CURRENT-LIMITED POWER-DISTRIBUTION SWITCHES |
| TPS2047AD | CURRENT-LIMITED POWER-DISTRIBUTION SWITCHES |
| TPS2058ADR | CURRENT-LIMITED POWER-DISTRIBUTION SWITCHES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPA5050EVM | 功能描述:音頻 IC 開發(fā)工具 AUD DELAY DEVICE RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| TPA5050RSAR | 功能描述:音頻 DSP St Dig Aud Delay Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TPA5050RSARG4 | 功能描述:音頻 DSP St Dig Aud Delay Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TPA5050RSAT | 功能描述:音頻 DSP St Dig Aud Delay Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TPA5050RSATG4 | 功能描述:音頻 DSP St Dig Aud Delay Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。