參數(shù)資料
型號: TP6508
英文描述: Pushbutton Switch; Actuator Diameter:0.078"; Circuitry:6PDT; Switch Operation:6 Changeover Push-Push; Contact Current Max:100mA; Leaded Process Compatible:Yes; Mounting Type:PCB; Switch Function:6PDT
中文描述: 顯卡
文件頁數(shù): 58/134頁
文件大?。?/td> 600K
代理商: TP6508
P.55
Bit 0-7
This register,in conjunction with MCLK Numerator Value Register, is used to
determine the frequency of memory clock.
Extended Indexed Register SREG CB: Clock Generator Test Register
This is a read/write register.
Port address is Hex 3C5.
Default value after hardware reset is Hex 00.
D0-1 MCLK/VCLK signal output from OFF pin enable
D2-3 VCLK generated selection Select MCLK as VCLK source
D4
Enable pixel clock divide by two for TV display
D5
MCLK frequency synthesizer off enable
D6
VCLK frequency synthesizer off enable
D7
Oscillator off enable
Bit 0-1
These bits are used to select MCLK/VCLK signal output from OFF pin.
Bit 1
Bit 0
Output signal from OFF pin
0
0
Other signal
0
1
Internal MCLK signal
1
X
Internal VCLK signal
These bits are used to select VCLK clock source .
Bit 3
Bit 2
VCLK generated selection
0
0
From VCLK frequency synthesizer
0
1
MCLK synthesizer output dividing by 2 as the VCLK
1
0
VCLK synthesizer output dividing by 2 as the VCLK
1
1
From MCLK frequency synthesizer
A logical 1 forces TP6508 video clock frequency divide by two to generated the
signal for TV display .
A logical 1 forces TP6508 to power off MCLK frequency synthesizer.
A logical 1 forces TP6508 to power off VCLK frequency synthesizer.
A logical 1 forces TP6508 to power off Oscillator.
Bit 2-3
Bit 4
composite sync.
Bit 5
Bit 6
Bit 7
Extended Indexed Register SREG CC: MISC. Control Register
This is a read/write register.
Port address is Hex 3C5.
Default value after hardware reset is Hex 00.
D0
D1
D2
D3
D4-5 Host bus memory access data bus select
D6
Emulation 16-bit access disable for 16 color display modes
D7
Bypass internal pallete enable
DAC monitor senser off enable
DAC off enable
Synchronous reset timing generator
VGA palette off enable
Bit 0
Bit 1
Bit 2
A logical 1 forces TP6508 to power off Monitor Sense logical block.
A logical 1 forces TP6508 to power off DAC block and disable CRT display refresh.
When logical 1 we can used this bit to reset TP6508 timing generator and synchronize the internal
state machine.
A logical 1 forces TP6508 VGA palette power off.
These bits are used to set the host bus memory access data width.
Bit 3
Bit 4-5
相關(guān)PDF資料
PDF描述
TP6820 Pushbutton
TP7L10 TRANSISTOR | BJT | DARLINGTON | NPN | 100V V(BR)CEO | 7A I(C) | TO-225VAR
TP7L20 TRANSISTOR | BJT | DARLINGTON | NPN | 200V V(BR)CEO | 7A I(C) | TO-225VAR
TP7S8 TRANSISTOR | BJT | NPN | 80V V(BR)CEO | 7A I(C) | TO-220VAR
TP8511HB-E01 Key Board Controller IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TP655 制造商:Test-um 功能描述:TestifierPRO™ Cable Tester 制造商:TEST-UM 功能描述:TESTIFIERPRO
TP6800 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DIGITAL VIDEO CAMERA CONTROLLER
TP680677 制造商:Cooper Crouse Hinds 功能描述:Exact Equal/ 1-5 Days
TP6820 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Toy Camera Controller.RS232
TP682-1 制造商:Daniels Manufacturing Corporation (DMC) 功能描述:SINGLE POS HEAD 16P&S-M300-25A