- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄384010 > TLV5592 (Texas Instruments, Inc.) 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV5592 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| 中文描述： | 2位模擬數(shù)字轉(zhuǎn)換器對(duì)于Flex尋呼機(jī)芯片組 |
| 文件頁(yè)數(shù)： | 3/15頁(yè) |
| 文件大?。?/td> | 208K |
| 代理商： | TLV5592 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
TLV5592
2-BIT ANALOG-TO-DIGITAL CONVERTER
FOR FLEX PAGER CHIPSET
SLAS145A – JUNE1996 – REVISED DECEMBER 1997
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
NAME
I/O
DESCRIPTION
NO.
AVDD
BW
2
I
Analog supply voltage
7
I
Digital bandwidth select. A high level on BW selects the 2-kHz filter cutoff and a low level selects the 1-kHz
filter cutoff.
CON1
8
I
Digital control 1 input. In conjunction with CON2, CON1 selects fast track, slow track, hold, or standby mode.
CON2
9
I
Digital control 2 input. In conjunction with CON1, CON2 selects fast track, slow track, hold, or standby mode.
CLK
14
I
Digital clock input. CLK input is a 50% duty cycle transistor-transistor logic (TTL)-level clock input with nominal
frequency of 38.4 kHz. The CLK input is edge sensitive in all non-test modes. For all test modes, the CLK input
is level sensitive.
DC OFFSET
4
I
Analog dc offset correction input. The dc component of the audio signal should be applied to DC OFFSET.
DVDD
EXTS0
1
I
Digital supply voltage
11
O
Digital output 0 of the ADC. Data bit 0 is the least significant bit (LSB).
EXTS1
10
O
Digital output 1 of the ADC. Data bit 1 is the most significant bit (MSB).
GND
6
Return terminal for the IC current
MID
5
O
Analog midpoint output. MID is a buffered output of AVDD/2.
Analog audio signal input. An appropriate resistance capacitance (RC) low-pass filter (antialiasing filter)
should be connected to SIG.
SIG
3
I
TEST
13
I
Digital test input enable. TEST should be connected to ground in normal operation.
TRACKINH
12
I
Digital track inhibit logic input. A high level on TRACKINH disables the peak and valley detector counters; a
low level enables the peak and valley detector counters. The counters continue to decay at the decay rate while
TRACKINH is a low level.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5592D | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| TLV5604D | 2.7-V TO 5.5-V 10-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5604PW | 2.7-V TO 5.5-V 10-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5606D | 2.7 V TO 5.5 V LOW POWER 10-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5606DGK | 2.7 V TO 5.5 V LOW POWER 10-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5592D | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| TLV5592ED | 制造商:Texas Instruments 功能描述: |
| TLV5592EDR | 制造商:Texas Instruments 功能描述: |
| TLV5592EPWR | 制造商:Texas Instruments 功能描述:1.8 VOLT 2-BIT FLOATING ADC FOR FLEX PAGER CHIPSET - Tape and Reel |
| TLV5593VF | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:5593VF |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。