參數(shù)資料
型號: TLV320AIC3106_0706
廠商: Texas Instruments, Inc.
元件分類: Codec
英文描述: LOW-POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
中文描述: 低功耗立體聲音頻編解碼器的便攜式音頻/電話
文件頁數(shù): 56/102頁
文件大?。?/td> 1259K
代理商: TLV320AIC3106_0706
www.ti.com
TLV320AIC3106
SLAS509B–DECEMBER 2006–REVISED JUNE 2007
Page 0 / Register 23:
LINE2R to Right ADC Control Register
BIT
READ/
WRITE
R/W
RESET
VALUE
0
DESCRIPTION
D7
LINE2R Single-Ended vs Fully Differential Control
If LINE2R is selected to both left and right ADC channels, both connections must use the same
configuration (single-ended or fully differential mode).
0: LINE2R is configured in single-ended mode
1: LINE2R is configured in fully differential mode
LINE2R Input Level Control for Right ADC PGA Mix
Setting the input level control to a gain below automatically connects LINE2R to the right ADC PGA mix
0000: Input level control gain = 0.0-dB
0001: Input level control gain = -–1.5-dB
0010: Input level control gain = –3.0-dB
0011: Input level control gain = –4.5-dB
0100: Input level control gain = –6.0-dB
0101: Input level control gain = –7.5-dB
0110: Input level control gain = –9.0-dB
0111: Input level control gain = –10.5-dB
1000: Input level control gain = –12.0-dB
1001-1110: Reserved. Do not write these sequences to these register bits
1111: LINE2R is not connected to the right ADC PGA
Right ADC Channel Weak Common-Mode Bias Control
0:
Right ADC channel unselected inputs are not biased weakly to the ADC common-mode voltage
1:
Right ADC channel unselected inputs are biased weakly to the ADC common- mode voltage
Reserved. Write only zeros to these register bits
D6–D3
R/W
1111
D2
R/W
0
D1–D0
R
00
Page 0 / Register 24:
LINE1L to Right ADC Control Register
BIT
READ/
WRITE
R/W
RESET
VALUE
0
DESCRIPTION
D7
LINE1L Single-Ended vs Fully Differential Control
If LINE1L is selected to both left and right ADC channels, both connections must use the same
configuration (single-ended or fully differential mode).
0: LINE1L is configured in single-ended mode
1: LINE1L is configured in fully differential mode
LINE1L Input Level Control for Right ADC PGA Mix
Setting the input level control to a gain below automatically connects LINE1L to the right ADC
PGA mix
0000: Input level control gain = 0.0-dB
0001: Input level control gain = –1.5-dB
0010: Input level control gain = –3.0-dB
0011: Input level control gain = –4.5-dB
0100: Input level control gain = –6.0-dB
0101: Input level control gain = –7.5-dB
0110: Input level control gain = –9.0-dB
0111: Input level control gain = –10.5-dB
1000: Input level control gain = –12.0-dB
1001–1110: Reserved. Do not write these sequences to these register bits
1111: LINE1L is not connected to the right ADC PGA
Reserved. Write only zeros to these register bits.
D6–D3
R/W
1111
D2–D0
R
000
56
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
TLV320AIC3106IGQE LOW-POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC3106IGQER LOW-POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV341_07 LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFLERS WITH SHUTDOWN
TLV431ACDBV LOW-VOLTAGE ADJUSTABLE PRECISION SHUNT REGULATORS
TLV431ID LOW-VOLTAGE ADJUSTABLE PRECISION SHUNT REGULATORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC3106EVM 功能描述:音頻 IC 開發(fā)工具 TLV320AIC3106 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320AIC3106EVM-K 功能描述:音頻 IC 開發(fā)工具 TLV320AIC3106EVM-K Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320AIC3106IGQE 制造商:Texas Instruments 功能描述:AUD CODEC 2ADC / 2DAC 24BIT 80BGA - Trays
TLV320AIC3106IGQER 制造商:Texas Instruments 功能描述:AUD CODEC 2ADC / 2DAC 24BIT 80BGA - Tape and Reel
TLV320AIC3106IRGZR 功能描述:接口—CODEC Lo-Pwr Stereo CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel