- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383878 > TAS5028APAG (Texas Instruments, Inc.) 8 Channel Digital Audio PWM Processor PDF資料下載
參數(shù)資料
| 型號： | TAS5028APAG |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 8 Channel Digital Audio PWM Processor |
| 中文描述： | 8通道數(shù)字音頻PWM處理器 |
| 文件頁數(shù)： | 36/82頁 |
| 文件大?。?/td> | 1226K |
| 代理商： | TAS5028APAG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
TAS5028A Controls and Status
29
SLES112 — June 2004
TAS5028A
2.3.1 Channel Configuration Registers
In order for the TAS5028A to have full control of the power stages, registers 0x05 to 0x0C must be programmed
to reflect the proper power stage and how each one should be controlled. Channel configuration registers
consist of eight registers, one for each channel.
The primary reason for using these registers is that different power stages require different handling during
start up, mute/unmute, shutdown, and error recovery. The TAS5028A must select the sequence that gives the
best click and pop performance and insure that the bootstrap capacitor is charged correctly during start up.
This sequence depends on which power stage is present at the TAS5028A output.
Table 2
5. Description of the Channel Configuration Registers (0x05 to 0x0C)
BIT
D7
DESCRIPTION
Enable/disable error recovery sequence. In case the BKND_RECOVERY pin is pulled low, this register determines if this channel is
to follow the error recovery sequence or to continue with no interruption.
D6
Determines if the power stage needs the TAS5028A VALID pin to go low to reset the power stage. Some power stages can be reset
by a combination of PWM signals. For these devices, it is recommended to set this bit low, since the VALID pin is shared for power
stages. This provides better control of each power stage.
D5
Determines if the power stage needs the TAS5028A VALID pin to go low to mute the power stage. Some power stages can be muted
by a combination of PWM signals. For these devices, it is recommended to set this bit low, since the VALID pin is shared for power
stages. This provides better control of each power stage.
D4
Inverts the PWM output. Inverting the PWM output can be an advantage if the power stage input pin are opposite the TAS5028A PWM
pinout. This makes routing on the PCB easier. To keep the phase of the output the speaker terminals must also be inverted.
D3
The power stage TAS5182 has a special PWM input. To ensure that the TAS5028A has full control in all occasions, the PWM output
must be remapped.
D2
D1
Can be used to handle click and pop for some applications.
This bit is normally used together with D2. For some power stages, both PWM signals must be high to get the desired operation of
both speaker outputs to be low. This bit sets the PWM outputs high-high during mute.
D0
Not used
Table 2
6 lists the optimal setting for each output stage configuration. Note that the default value is applicable
in all configurations except the TAS5182 SE/BTL configuration.
Table 2
6. Recommended TAS5028A Configurations for Texas Instruments Power Stages
DEVICE
Default
ERROR RECOVERY
RES
CONFIGURATION
BTL
BTL
SE
BTL
SE
BTL
SE
BTL
SE
BTL
SE
D7
1
1
1
0
0
1
1
0
0
1
1
D6
1
1
1
1
1
1
1
1
1
1
1
D5
1
1
1
1
1
0
0
0
0
1
1
D4
0
0
0
0
0
0
0
0
0
0
0
D3
0
0
0
0
0
0
0
0
0
1
1
D2
0
0
0
0
0
0
0
0
0
0
0
D1
0
0
0
0
0
0
0
0
0
0
0
D0
0
0
0
0
0
0
0
0
0
0
0
RES
TAS5111
AUT
RES
TAS5112
AUT
TAS5182
RES
RES: The output stage requires VALID to go low to recover from a shutdown.
AUT: The power stage can auto recover from a shutdown.
BTL: Bridge tied load configuration
SE: Single-ended configuration
2.3.2 Headphone Configuration Registers
The headphone configuration controls are identical to the speaker configuration controls. The headphone
configuration control settings are used in place of the speaker configuration control settings for channels 1
and 2 when the headphones are selected. In reality however, there is only one used configuration setting for
headphones and that is the default setting.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS5028APAGG4 | 8 Channel Digital Audio PWM Processor |
| TAS5028APAGR | 8 Channel Digital Audio PWM Processor |
| TAS5028APAGRG4 | 8 Channel Digital Audio PWM Processor |
| TAS5028PAGR | 8 Channel Digital Audio PWM Processor |
| TAS5028PAGRG4 | 8 Channel Digital Audio PWM Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5028APAGG4 | 功能描述:音頻放大器 8Ch Dig Aud PWM Proc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5028APAGR | 功能描述:音頻放大器 8Ch Dig Aud PWM Proc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5028APAGRG4 | 功能描述:音頻放大器 8Ch Dig Aud PWM Proc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5028PAG | 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS5028PAGG4 | 功能描述:音頻 DSP 8 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。