![](http://datasheet.mmic.net.cn/390000/SYM53C896_datasheet_16836343/SYM53C896_348.png)
IX-8
Index
operating conditions
6-2
operating register/SCRIPTS RAM read
32-bits
6-17
64-bits
6-18
operating register/SCRIPTS RAM write
32-bits
6-19
64-bits
6-20
operator
5-23
output
current as a function of output voltage
6-10
output signals
6-4
,
6-6
P
PAR
3-6
PAR64
3-7
parallel ROM interface
2-55
parallel ROM support
2-56
parity
2-27
,
3-6
error
3-9
(PAR)
4-81
options
2-25
parity64
3-7
PCI
addressing
2-3
bus commands and encoding types
2-4
bus commands and functions supported
2-4
cache line size register
2-8
cache mode
2-10
command register
2-8
commands
2-4
configuration info enable (PCICIE)
4-58
configuration register read
6-15
configuration register write
6-16
configuration registers
4-1
configuration space
2-3
external memory interface timing diagrams
6-13
functional description
2-2
I/O space
2-3
interface signals
3-5
master transaction
2-11
master transfer
2-11
memory space
2-3
performance
1-7
target disconnect
2-9
target retry
2-9
PERR/
3-9
phase mismatch
handling in SCRIPTS
2-19
jump address 1 (PMJAD1)
4-109
jump address 2 (PMJAD2)
4-109
jump registers
4-109
physical dword address and data
3-6
PME
clock (PMEC)
4-17
enable (PEN)
4-18
status (PST)
4-17
support (PMES)
4-16
polling
2-41
power
and ground signals
3-21
management
2-58
capabilities
4-16
control/status
4-17
state (PWS[1:0])
4-18
state D0
2-59
state D1
2-59
state D2
2-60
state D3
2-60
prefetch
enable (PFEN)
4-73
flush
2-23
flush (PFF)
4-73
SCRIPTS instructions
2-22
pull-ups, internal, conditions
3-4
R
RAM, see also SCRIPTS RAM
2-19
RBIAS
3-22
read
line
2-10
,
2-11
line function
2-7
modify-write cycles
5-24
multiple
2-8
,
2-10
,
2-11
multiple with read line enabled
2-8
write instructions
5-23
write system memory from SCRIPTS
5-35
read/write
instructions
5-23
,
5-25
system memory from SCRIPTS
5-35
received
master abort (from master) (RMA)
4-5
target abort (from master) (RTA)
4-5
register
address
5-39
address - A[6:0]
5-23
register map
A-1
registers
2-42
relative
5-20
relative addressing mode
5-19
,
5-30
remaining byte count (RBC)
4-110
REQ/
2-10
,
3-8
REQ/ - GNT/
2-2
REQ64/
3-7
request
3-8
request 64
3-7
reselect
2-18
during reselection
2-38
instruction
5-15
reselected (RSL)
2-44
,
4-76
,
4-80
reserved command
2-5
reset
3-5
input
6-12
SCSI offset (ROF)
4-95
response ID one (RESPID1)
4-91
response ID zero (RESPID0)
4-91
return instruction
5-28
revision ID register
4-6
(RID)
4-6
rise and fall time test condition
6-8
ROM
flash and memory interface signals
3-19
interface
2-55
pin
2-56
RST/
3-5
S
SACK
2-47
SACs
2-20
SCLK
3-13