![](http://datasheet.mmic.net.cn/370000/STDL130_datasheet_16733657/STDL130_22.png)
1.4 Product Family
Introduction
STDL130
1-8
Samsung ASIC
1.4.2 STANDARD LOGIC CELLS
Standard logic cells are the lowest level of logic function hierarchy. These cells
include functions like NAND, NOR, XOR, and flip-flops used for logic design. The
standard cell library contains about 370 standard logic cells. Most have three
drive strength options (1X, 2X, and 4X). Cell views include logic symbol, logic
model, timing model, transistor schematic, HSPICE netlist, layout physical,
and place and route model.
1.4.3 COMPILED MEMORY
STDL130 library memories are fully user configurable and provided through
compilers. Two different memory types are provided in STDL130 targeted for two
different types of applications as follows:
- STDL130HD - compiled memory targeted for high density applications
- STDL130LP - compiled memory targeted for low power applications
Twelve types of STDL130HD high density compiled memories are available as
follows:
- Single-port synchronous SRAM with and without bit-write.
- Dual-port synchronous SRAM with and without bit-write.
- Single-port asynchronous SRAM with and without bit-write.
- Single-port synchronous SRAM with redundancy.
- Synchronous diffusion programmable and metal 2 programmable ROM.
- Multi-port asynchronous register file.
- Synchronous FIFO (First-In-First-Out) memory.
- Synchronous CAM (Content Addressable Memory).
Six types of STDL130LP low power compiled memories are available as
follows:
- Single-port synchronous SRAM with and without bit-write.
- Dual-port synchronous SRAM with and without bit-write.
- Single-port asynchronous SRAM with and without bit-write.
Synchronous memories are fully synchronous at the rising edge of clock and
have zero wait state. They also have optional bit write capability. Address, Data-
In, and other control pins have zero hold time. Asynchronous memories have a
synchronous write operation and an asynchronous read operation.
Multi-port register files have a synchronous write operation at the rising edge of
clock and an asynchronous read operation. Four types of configurations are
available for multi-port register files. They are 2 port (1 read and 1 write), 3 port
(1 read, 2 write or 2 read, 1 write), and 4 port (2 read and 2 write).
The STDL130 library contains two types of speciality memories: FIFO (First-In-
First-Out) and CAM (Content Addressable Memory). FIFOs, widely used in
communications buffering applications, are fully synchronous at the rising edge
of clock. CAMs, widely used as cache tag tables and translation look-up tables,
also are fully synchronous at the rising edge of clock.