![](http://datasheet.mmic.net.cn/370000/STDL130_datasheet_16733657/STDL130_18.png)
1.3 EDA Support
Introduction
STDL130
1-4
Samsung ASIC
1.3
EDA Support
Samsungprovidesaneffectivesolutionformulti-milliongatedesignsinverydeep
submicron technology. For large SoC designs, our static timing and verification
methodology will reduce design cycle time and reduce ever increasing time-to-
market pressure. Our design-for-test (DFT) methodology and service enables all
phases of test insertion, test pattern generation, and fault grading resulting in the
highest test coverage.
The STDL130 design methodology supports a rich collection of industry standard
EDA tools from Cadence, Synopsys, Mentor Graphics, and Avant! on Solaris and
HP platforms. Customers may choose from among industry leading EDA tools for
design capture, synthesis, simulation, DFT and layout. Several powerful
proprietary software tools are seamlessly integrated in our design kits to improve
design quality.
The STDL130 design methodology uses a proprietary delay calculator,
CubicDelay, for high timing simulation accuracy. Cell delay is calculated based
on a matrix of delay parameters for each macrocell and signal interconnection
delay is calculated based on RC tree analysis.
1.4
Product Family
STDL130 library includes the following design elements:
I
Analog core cells
I
Digital core cells
I
Internal macrocells
I
Compiled memory macrocells
I
Input/Output cells
1.4.1 ANALOG CORE CELLS
Introduction to Analog Cores
(see Appendix A for a glossary of analog terms)
Samsung is a leading supplier of cell based mixed signal design elements. As a
leading supplier of mixed signal elements, Samsung has more analog design
experience than other ASIC suppliers. Analog cell development has been and will
continue to be a part of the strategic focus of Samsung ASIC. Symbolic
representations of analog cells are supplied for design entry by Customers or a
Samsung design or technology center and are replaced with the cell physicals
during place and route. Samsung design methodology uses the same automatic
layout and verification tools for analog cells as for digital cells. Mixed signal
designs are processed on the same production line as pure digital designs.
Samsung's analog core family consists of ADCs, DACs, a PLL, and CODECs. A
brief description of each follows.
Analog-to-Digital Converter
Analog-to-digital converters, ADCs, provides the link between the analog world
and digital systems. An ADC produces a digital output, D, as a function of the
analog input, A:
D = f(A)
While the input can assume an infinite number of values, the output takes on only
a finite set of digital values determined by the converter's resolution or output
word length. Thus, the ADC must approximate each input level with one of these
values. This process is also called quantization.