參數(shù)資料
型號(hào)： SA2400A
廠商： NXP Semiconductors N.V.
英文描述： Single chip transceiver for 2.45 GHz ISM band
中文描述： 單為2.45 GHz的ISM頻帶收發(fā)器芯片
文件頁(yè)數(shù)： 6/34頁(yè)
文件大?。?/td> 325K
代理商： SA2400A
Philips Semiconductors
Product data
SA2400A
Single chip transceiver for 2.45 GHz ISM band
2002 Nov 04
6
6. FUNCTIONAL DESCRIPTION
The SA2400A transceiver is intended for operation in the 2.45 GHz
band, specifically for IEEE 802.11b
1 and 2 Mbits/s DSSS, and
5.5 and 11 Mbits/s CCK standards. Throughout this document, the
operating RF frequency refers to the ISM band between 2.4 GHz
and 2.5 GHz.
6.1 RF VCO
The local oscillator is common to both the transmitter and the
receiver. The RF VCO is a differential 4.8 GHz oscillator with the
frequency determining components internal to the IC. The VCO is
connected internally to a frequency divider and a quadrature
generator circuit which produces the LO for the IQ up- and
downmixer. The divider output
is also internally connected to the
synthesizer, which can be programmed in order to produce steps of
0.5 MHz for the desired LO frequency.
At the time of power-up, the VCO must be calibrated by invoking the
VCOCALIB mode by means of the three-wire bus. This operation
will select an appropriate frequency band in the VCO, thus
compensating for process tolerances. The calibration takes up to
2.2 ms, after which the IC automatically enters the SLEEP mode.
The synthesizer registers 0x00 through 0x03 must be
re-programmed after completing the VCOCALIB.
The 2.45 GHz LO can also be injected externally.
6.2 RF Low Noise Amplifier
The RF LNA has differential inputs and an external balun is needed
in the case of single-ended operation. It has two gain states which
are controlled internally by the on-chip automatic gain control, or
manually via the 3-wire bus.
6.3 Downconversion mixers
The RF signal is converted down directly to baseband by quadrature
image-reject mixers.
6.4 Receiver low-pass filter, baseband amplifiers
The I and Q low-pass filters are fully integrated Chebychev active
filters. The I and Q pass band extends from DC to a –3 dB corner at
7 MHz.
Additional adjustable gain is provided in baseband amplifiers to
achieve a total adjustable gain range of 79 dB. The Rx output is
provided in the form of differential I and Q signals, which must be
DC coupled to the ADC inputs on a base band IC.
6.5 DC cancellation
The Rx chain also integrates a high-pass filter (DC notch) for
cancellation of the DC offset inherent to zero-IF operation. The
high-pass filter has a programmable lower 3 dB cutoff frequency of
10 MHz, 1 MHz, 100 kHz or 10 kHz. The DC offset cancellation
occurs simultaneously with the AGC settling process. During the
AGC settling phase (see below) the cutoff frequency is dynamically
selected between 10 MHz and 1 MHz to quickly reduce DC offset
values from +50 dBc to below –20 dBc relative to a –76 dBm
antenna input signal before the RSSI (see below) is internally
sampled. After the AGC settling, the high pass is configured for
100 kHz for 5
μ
s before switching to a final 10 kHz cutoff frequency.
The low value of 10 kHz is required for minimizing the signal
distortion created by a high-pass function at zero frequency. The
high-pass will then remain set to the 10 kHz cutoff frequency until a
new AGC cycle is started.
Whenever there is a frequency change in the high-pass filter lower
cutoff, the DC offset can change from a very low value to about 50%
(1 MHz
≥
100 kHz step) or 10% (100 kHz
≥
10 kHz step) of the
signal level. This DC offset then decays according to the high-pass
response of the filter.
The cutoff frequency of the high-pass filter can also be selected
manually by using the RXMGC mode.
6.6 AGC
The receiver contains a fully integrated Automatic Gain Control loop.
It works by adjusting the internal gain such that the Rx output
amplitude, as measured by the RSSI (see below), meets a
predefined target value.
By default, the AGC is always set to a default maximum gain
(adjustable by register value GMAX) whenever the SA2400A enters
the RECEIVE mode of operation from another operational mode. It
takes 5
μ
s for the receiver to settle when it enters this mode, which
includes the time for DC offsets to be removed with a 1 MHz lower
cut-off frequency of the high-pass filtering. This lower cut-off
frequency of 1 MHz remains unchanged as long as the AGC
remains in the default maximum gain state.
The AGC must be invoked by providing a 0-to-1 transition on the
AGCRESET pin, and keeping the signal on that pin to 1 for at least
5
μ
s.
By successively reducing the gain from its initial maximum value,
the loop searches for the correct gain value to provide a nominal
output amplitude of 500 mV
peak, differential
for a QPSK signal (within
±
3 dB dynamic error) at the output pins. This is achieved after a
maximum of 8
μ
s. This time is defined by wait periods necessary to
settle the receiver after gain switching actions. The individual wait
periods can be adjusted by means of register settings.
After completing the AGC settling process, the AGCSET pin is set to
1 by the algorithm. The receiver gain then will not change again until
another pulse is issued on the AGCRESET pin.
For a subsequent AGC operation, the receiver needs to enter its
maximum gain state again. If another AGCRESET signal (as
described above) is issued, the settling period will take an extra
3
μ
s, up to a total of 11
μ
s, since the first 3
μ
s will be spent on
entering maximum gain mode and settling the receiver thereafter. To
shorten this operation, the receiver can be forced to maximum gain
(e.g., at a time when no signal is present) by issuing a 0–1–0 pulse
of maximum 1
μ
s pulse width on the AGCRESET pin. The receiver
will then enter maximum gain mode (the AGCSET signal will
not
be
set to 1 after this), and a following 0-to-1 transition on the
AGCRESET pin will start the settling sequence from maximum gain,
which will then take a maximum of 8
μ
s.
The receiver gain can also be selected manually by using the
RXMGC mode.
The settling target can be adjusted by
±
7 dB from the nominal level
of 500 mV
peak, differential
by means of register settings.
Note:
When doing measurements with a single-tone RF signal, the
amplitude at the Rx outputs after settling the AGC will be lower, at
about 300 mV
peak, differential
.
相關(guān)PDF資料
PDF描述
SA2400ABE Single chip transceiver for 2.45 GHz ISM band
SA5522 1.4 GHz I2C-bus controlled synthesizer
SA572F Programmable analog compandor
SAA2013HB-S Digital Audio Tape Circuit
SAA2500GP Video Processing/ENDEC for MPEG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SA2400ABE 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Single chip transceiver for 2.45 GHz ISM band
SA2403 功能描述:標(biāo)準(zhǔn)環(huán)形連接器 CIRCULAR MALE CONN 3 POLE RoHS:否 制造商:Hirose Connector 系列:EM-W 產(chǎn)品類(lèi)型:Accessories 位置/觸點(diǎn)數(shù)量:1 觸點(diǎn)類(lèi)型: 觸點(diǎn)電鍍: 安裝風(fēng)格:Cable 外殼材質(zhì): 端接類(lèi)型:Clamp 電壓額定值:
SA2403(3POLE) 制造商:BULGIN 制造商全稱(chēng):BULGIN 功能描述:Plugs and Sockets (3 & 4 pole)
SA2404 功能描述:標(biāo)準(zhǔn)環(huán)形連接器 CIRCULAR FEMALE CONN OUTLET 3 POLE RoHS:否 制造商:Hirose Connector 系列:EM-W 產(chǎn)品類(lèi)型:Accessories 位置/觸點(diǎn)數(shù)量:1 觸點(diǎn)類(lèi)型: 觸點(diǎn)電鍍: 安裝風(fēng)格:Cable 外殼材質(zhì): 端接類(lèi)型:Clamp 電壓額定值:
SA2404(3POLE) 制造商:BULGIN 制造商全稱(chēng):BULGIN 功能描述:Plugs and Sockets (3 & 4 pole)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*