- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄383804 > SA2400A (NXP Semiconductors N.V.) Single chip transceiver for 2.45 GHz ISM band PDF資料下載
參數(shù)資料
| 型號(hào)： | SA2400A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Single chip transceiver for 2.45 GHz ISM band |
| 中文描述： | 單為2.45 GHz的ISM頻帶收發(fā)器芯片 |
| 文件頁(yè)數(shù)： | 19/34頁(yè) |
| 文件大?。?/td> | 325K |
| 代理商： | SA2400A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
Philips Semiconductors
Product data
SA2400A
Single chip transceiver for 2.45 GHz ISM band
2002 Nov 04
19
14.2 Description of READ cycle
1. (start) SEN is LOW or is changed to LOW, i.e., 3-wire interface is
enabled.
2. (SCLK edge 1 through 7) 7 address bits are clocked in, LSB first.
The bit values on SDATA are taken over with rising edges on
SCLK.
3. (SCLK edge 8) The READ/WRITE bit is clocked in with the rising
edge of SCLK. ‘1’ = WRITE, ‘0’ = READ.
4. (SCLK edges 9 through 32) 24 data bits are clocked out, LSB
first. The bits will be available on the SDATA pin with the falling
edges of SCLK (so bits can be accepted by the baseband IC
with the following rising edge).
1
2
3
4
5
6
7
8
9
10
11
32
1
A0
A1
A2
A3
A4
A5
A6
R/W
D0
D1
D2
D23
T
on
T
setup
T
hold
T
cyc
t
r
t
f
SCLK
SEN
SDATA
SR02289
T
dout
Figure 10.
READ cycle timing diagram of the 3-wire bus
The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new data even during power-down. The
data remains latched during power-down (sleep mode).
14.3 3-wire bus/logic control AC characteristics
Table 11. 3-wire bus/logic control AC characteristics
SYMBOL
PARAMETER
TEST CONDITIONS
LIMITS
UNITS
Min
Typ
Max
Serial Bus Logic Level Requirements
V
IH
V
IL
Serial Programming Clock, SCLK
HIGH logic input voltage
0.5
×
V
DD
–0.3
–
V
DD
+ 0.3
0.2
×
V
DD
V
LOW logic input voltage
–
V
t
r
t
f
T
cyc
Enable Programming, SEN
Input rise time
–
10
40
ns
Input fall time
–
10
40
ns
Clock period
22
100
–
ns
T
on
Data Programming, SDATA
Delay to rising clock edge
10
–
–
ns
T
setup
T
hold
T
dout
Input data to clock set-up time
–
10
–
–
ns
Input data to clock hold time
–
10
–
–
ns
Output data to clock delay time
(
falling edge)
–
–
–
10
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA2400ABE | Single chip transceiver for 2.45 GHz ISM band |
| SA5522 | 1.4 GHz I2C-bus controlled synthesizer |
| SA572F | Programmable analog compandor |
| SAA2013HB-S | Digital Audio Tape Circuit |
| SAA2500GP | Video Processing/ENDEC for MPEG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA2400ABE | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single chip transceiver for 2.45 GHz ISM band |
| SA2403 | 功能描述:標(biāo)準(zhǔn)環(huán)形連接器 CIRCULAR MALE CONN 3 POLE RoHS:否 制造商:Hirose Connector 系列:EM-W 產(chǎn)品類型:Accessories 位置/觸點(diǎn)數(shù)量:1 觸點(diǎn)類型: 觸點(diǎn)電鍍: 安裝風(fēng)格:Cable 外殼材質(zhì): 端接類型:Clamp 電壓額定值: |
| SA2403(3POLE) | 制造商:BULGIN 制造商全稱:BULGIN 功能描述:Plugs and Sockets (3 & 4 pole) |
| SA2404 | 功能描述:標(biāo)準(zhǔn)環(huán)形連接器 CIRCULAR FEMALE CONN OUTLET 3 POLE RoHS:否 制造商:Hirose Connector 系列:EM-W 產(chǎn)品類型:Accessories 位置/觸點(diǎn)數(shù)量:1 觸點(diǎn)類型: 觸點(diǎn)電鍍: 安裝風(fēng)格:Cable 外殼材質(zhì): 端接類型:Clamp 電壓額定值: |
| SA2404(3POLE) | 制造商:BULGIN 制造商全稱:BULGIN 功能描述:Plugs and Sockets (3 & 4 pole) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。