參數(shù)資料
型號： RJ80530VZ733256
英文描述： Microprocessor
中文描述： 微處理器
文件頁數(shù)： 83/89頁
文件大?。?/td> 1672K
代理商： RJ80530VZ733256
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
83
RSP# (I - AGTL)
The RSP# (Response Parity) signal is driven by the response agent (the agent responsible for
completion of the current transaction) during assertion of RS[2:0]#. RSP# provides parity protection
for RS[2:0]#. RSP# should be connected to the appropriate pins/balls on both agents on the system bus.
A correct parity signal is high if an even number of covered signals are low, and it is low if an odd
number of covered signals are low. During Idle state of RS[2:0]# (RS[2:0]#=000), RSP# is also high
since it is not driven by any agent guaranteeing correct parity.
RTTIMPEDP (I-Analog)
The RTTIMPEDP (R
TT
Impedance/PMOS) signal is used to configure the on-die AGTL termination.
Connect the RTTIMPEDP signal to V
SS
with a 56.2-
, 1% resistor.
SMI# (I - 1.5V Tolerant)
The SMI# (System Management Interrupt) is asserted asynchronously by system logic. On accepting a
System Management Interrupt, the processor saves the current state and enters System Management
Mode (SMM). An SMI Acknowledge transaction is issued, and the processor begins program
execution from the SMM handler.
STPCLK# (I - 1.5V Tolerant)
The STPCLK# (Stop Clock) signal, when asserted, causes the processor to enter a low-power Quick
Start state. The processor issues a Stop Grant Acknowledge special transaction and stops providing
internal clock signals to all units except the bus and APIC units. The processor continues to snoop bus
transactions and service interrupts while in the Quick Start state. When STPCLK# is deasserted and
other conditions in are met, the processor restarts its internal clock to all units and resumes execution.
The assertion of STPCLK# has no affect on the bus clock.
TCK (I - 1.5V Tolerant)
The TCK (Test Clock) signal provides the clock input for the test bus (also known as the test access
port).
TDI (I - 1.5V Tolerant)
The TDI (Test Data In) signal transfers serial test data to the processor. TDI provides the serial input
needed for JTAG support.
TDO (O - 1.5V Tolerant Open-drain)
The TDO (Test Data Out) signal transfers serial test data from the processor. TDO provides the serial
output needed for JTAG support.
TESTHI[2:1] (I - 1.25V Tolerant)
The TESTHI[2:1] (Test input High) signals are used during processor test and need to be pulled high
during normal operation.
相關(guān)PDF資料
PDF描述
RHFL4913 THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS
RHFL4913S50-04V THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS
RHFL4913ESY5005V Converta Box Enclosure; Enclosure Material:Aluminum; External Height:2"; External Width:8"; External Depth:4"; Enclosure Color:Natural
RHFL4913ESY3305V Standard Recovery Rectifier; Forward Current:20A; Forward Current Average:12.7A; Forward Current Avg Rectified, IF(AV):12.7A; Forward Surge Current Max, Ifsm:300A; Forward Voltage:1.1V; Forward Voltage Max, VF:1.1V RoHS Compliant: Yes
RHFL4913ESY3306V Standard Recovery Rectifier; Forward Current:20A; Forward Current Average:12.7A; Forward Current Avg Rectified, IF(AV):12.7A; Forward Surge Current Max, Ifsm:300A; Forward Voltage:1.1V; Forward Voltage Max, VF:1.1V RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RJ80530VZ800256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80535GC0171M 制造商:Rochester Electronics LLC 功能描述:MOBILE PENTIUM M,1.4GHZ,1M,UFCBGA - Bulk 制造商:Intel 功能描述:
RJ80535GC0171M S L6F5 制造商:Intel 功能描述:MPU Pentium? M Processor RISC 32-Bit 130nm 1.4GHz 479-Pin HPBGA Tray 制造商:Intel 功能描述:PENTIUM M PROCESSOR 1.40 GHZ
RJ80535GC0211M 制造商:Intel 功能描述:
RJ80535GC0251M 制造商:Rochester Electronics LLC 功能描述:MOBILE PENTIUM M,1.6GHZ,1M,UFCBGA - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*