參數(shù)資料
型號: RJ80530VZ733256
英文描述: Microprocessor
中文描述: 微處理器
文件頁數(shù): 35/89頁
文件大小: 1672K
代理商: RJ80530VZ733256
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
35
3.7
AC Specifications
3.7.1
System Bus, Clock, APIC, TAP, CMOS, and Open-drain AC
Specifications
All system bus AC specifications for the AGTL signal group are relative to the crossing point of the
rising edge of the BCLK input and falling edge of the BCLK# input. All AGTL timings are referenced
to V
REF
for both “0” and “1” logic levels unless otherwise specified. All APIC, TAP, CMOS, and
Open-drain signals except PWRGOOD are referenced to 1.0V. All minimum and maximum
specifications are at points within the power supply ranges shown in Table 9 through Table 15 and
junction temperatures (Tj) in the range 0
°
C to 100
°
C. Tj
must
be less than or equal to 100
°
C for all
functional processor states.
Table 19. System Bus Clock AC Specifications (Differential)
1
Symbol
Parameter
Min
Typ
Max
Unit
Figure
Notes
System Bus Frequency
133
MHz
T1
BCLK Period - average
7.5
7.7
ns
8
Note 2
T1abs
BCLK Period – Instantaneous minimum
7.3
ns
8
Note 2
T2
BCLK Cycle to Cycle Jitter
200
ps
8
Notes 2, 3, 4
T5
BCLK Rise Time
175
175
467
550
ps
8
Notes 2, 6, 8
Notes 2, 6, 9
T6
BCLK Fall Time
175
175
467
550
ps
8
Notes 2, 6, 8
Notes 2, 6, 9
Vcross for 1V swing
0.51
0.76
V
7
Note 7
Rise/Fall Time Matching
325
ps
7
Note 5
BCLK Duty Cycle
45%
55%
8
Note 2
NOTES:
1.
All AC timings for AGTL and CMOS signals are referenced to the BCLK and BCLK# crossing point.
2.
Measured on differential waveform: defined as (BCLK - BCLK#).
3.
Not 100% tested. Specified by design/characterization.
4.
Due to the difficulty of accurately measuring clock jitter in a system, it is recommended that the clock driver be
designed to meet a period stability specification into a test load of 10 to 20pF. This should be measured on the
rising edge of adjacent BCLKs at the BCLK, BCLK# crossing point. The jitter present must be accounted for as
a component of BCLK skew between devices. Period difference is measured around 0V crossing points.
5.
Measurement taken from common mode waveform, measure rise/fall time from 0.41 to 0.86V. Rise/fall time
matching is defined as “the instantaneous difference between maximum BCLK rise (fall) and minimum BCLK#
fall (rise) time, or minimum BCLK rise (fall) and maximum BCLK# fall (rise) time ”. This parameter is designed to
guard waveform symmetry.
6.
Rise time is measured from -0.35V to 0.35V and fall time is measured from 0.35V to -0.35V.
7.
Measured on common mode waveform - includes every rise/fall crossing.
8.
Measured at the package ball for the Micro-FCBGA package.
9.
Measured at the socket pin for the Micro-FCPGA package.
相關(guān)PDF資料
PDF描述
RHFL4913 THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS
RHFL4913S50-04V THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS
RHFL4913ESY5005V Converta Box Enclosure; Enclosure Material:Aluminum; External Height:2"; External Width:8"; External Depth:4"; Enclosure Color:Natural
RHFL4913ESY3305V Standard Recovery Rectifier; Forward Current:20A; Forward Current Average:12.7A; Forward Current Avg Rectified, IF(AV):12.7A; Forward Surge Current Max, Ifsm:300A; Forward Voltage:1.1V; Forward Voltage Max, VF:1.1V RoHS Compliant: Yes
RHFL4913ESY3306V Standard Recovery Rectifier; Forward Current:20A; Forward Current Average:12.7A; Forward Current Avg Rectified, IF(AV):12.7A; Forward Surge Current Max, Ifsm:300A; Forward Voltage:1.1V; Forward Voltage Max, VF:1.1V RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RJ80530VZ800256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80535GC0171M 制造商:Rochester Electronics LLC 功能描述:MOBILE PENTIUM M,1.4GHZ,1M,UFCBGA - Bulk 制造商:Intel 功能描述:
RJ80535GC0171M S L6F5 制造商:Intel 功能描述:MPU Pentium? M Processor RISC 32-Bit 130nm 1.4GHz 479-Pin HPBGA Tray 制造商:Intel 功能描述:PENTIUM M PROCESSOR 1.40 GHZ
RJ80535GC0211M 制造商:Intel 功能描述:
RJ80535GC0251M 制造商:Rochester Electronics LLC 功能描述:MOBILE PENTIUM M,1.6GHZ,1M,UFCBGA - Bulk