- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372063 > RJ80530VZ733256 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | RJ80530VZ733256 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 16/89頁 |
| 文件大?。?/td> | 1672K |
| 代理商： | RJ80530VZ733256 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
Mobile Intel
Pentium
III Processor-M Datasheet
16
Datasheet
298340-002
A transition to the Deep Sleep state can be made by stopping the clock input to the processor or
asserting the DPSLP# signal. A transition back to the Normal state (from the Quick Start state) is made
only if the STPCLK# signal is deasserted.
While in the Quick Start state the processor is limited in its ability to respond to input. It is incapable
of latching any interrupts, servicing snoop transactions from symmetric bus masters or responding to
FLUSH# or BINIT# assertions. While the processor is in the Quick Start state, it will not respond
properly to any input signal other than STPCLK#, RESET#, or BPRI#. If any other input signal
changes, then the behavior of the processor will be unpredictable. No serial interrupt messages may
begin or be in progress while the processor is in the Quick Start state.
RESET# assertion will cause the processor to immediately initialize itself, but the processor will stay
in the Quick Start state after initialization until STPCLK# is deasserted.
2.2.5
HALT/Grant Snoop State
The processor will respond to snoop transactions on the system bus while in the Auto Halt or Quick
Start state. When a snoop transaction is presented on the system bus the processor will enter the
HALT/Grant Snoop state. The processor will remain in this state until the snoop has been serviced and
the system bus is quiet. After the snoop has been serviced, the processor will return to its previous
state. If the HALT/Grant Snoop state is entered from the Quick Start state, then the input signal
restrictions of the Quick Start state still apply in the HALT/Grant Snoop state, except for those signal
transitions that are required to perform the snoop.
2.2.6
Deep Sleep State
The Deep Sleep state is a very low power state the processor can enter while maintaining its context.
The Deep Sleep state is entered by stopping the BCLK and BCLK# inputs to the processor or by
asserting the DPSLP# signal, while it is in the Quick Start state. Note that either one of the methods
can be used to enter Deep Sleep but
not both
at the same time. When BCLK and BCLK# are stopped,
they must obey the DC levels specified in Table 30 and Table 31.
The processor will return to the Quick Start state from the Deep Sleep state when the BCLK and
BCLK# inputs are restarted or the DPSLP# signal is deasserted. Due to the PLL lock latency, there is a
delay of up to 30
μ
sec after the clocks have started before this state transition happens. PICCLK may
be removed in the Deep Sleep state. PICCLK should be designed to turn on when BCLK and BCLK#
turn on or DPSLP# is deasserted when transitioning out of the Deep Sleep state.
2.2.7
Deeper Sleep State
The Deeper Sleep state is the lowest power state the processor can enter while maintaining its context.
It is functionally identical to the Deep Sleep State but at a lower voltage. The processor transitions to
the Deeper Sleep state from the Deep Sleep when the voltage regulator lowers the core voltage. The
VID signals for the Deeper Sleep State are supplied to the voltage regulator through control from the
I/O Controller Hub component. For more details on how this is implemented on the Mobile Intel
Pentium
III
Processor-M /Intel 830M platform, please refer to the
Intel
82801CAM I/O Controller
Hub 3 (ICH3-M) Datasheet
and contact your Intel Field Sales Representative for details on Intel
Mobile Voltage Positioning – II (IMVP-II) implementation. For details on how Deeper Sleep is
implemented on 440MX chipset based systems using the Intel SpeedStep technology Control Logic
Plus (ISSCL+) component, please refer to the
Mobile Intel
Pentium
III Processor-M/440MX
Platform Design Guide.
相關PDF資料 |
PDF描述 |
|---|---|
| RHFL4913 | THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS |
| RHFL4913S50-04V | THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS |
| RHFL4913ESY5005V | Converta Box Enclosure; Enclosure Material:Aluminum; External Height:2"; External Width:8"; External Depth:4"; Enclosure Color:Natural |
| RHFL4913ESY3305V | Standard Recovery Rectifier; Forward Current:20A; Forward Current Average:12.7A; Forward Current Avg Rectified, IF(AV):12.7A; Forward Surge Current Max, Ifsm:300A; Forward Voltage:1.1V; Forward Voltage Max, VF:1.1V RoHS Compliant: Yes |
| RHFL4913ESY3306V | Standard Recovery Rectifier; Forward Current:20A; Forward Current Average:12.7A; Forward Current Avg Rectified, IF(AV):12.7A; Forward Surge Current Max, Ifsm:300A; Forward Voltage:1.1V; Forward Voltage Max, VF:1.1V RoHS Compliant: Yes |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| RJ80530VZ800256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80535GC0171M | 制造商:Rochester Electronics LLC 功能描述:MOBILE PENTIUM M,1.4GHZ,1M,UFCBGA - Bulk 制造商:Intel 功能描述: |
| RJ80535GC0171M S L6F5 | 制造商:Intel 功能描述:MPU Pentium? M Processor RISC 32-Bit 130nm 1.4GHz 479-Pin HPBGA Tray 制造商:Intel 功能描述:PENTIUM M PROCESSOR 1.40 GHZ |
| RJ80535GC0211M | 制造商:Intel 功能描述: |
| RJ80535GC0251M | 制造商:Rochester Electronics LLC 功能描述:MOBILE PENTIUM M,1.6GHZ,1M,UFCBGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。