- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372063 > RH80530NZ009256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC PDF資料下載
參數(shù)資料
| 型號： | RH80530NZ009256 |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC |
| 中文描述： | 微處理器| 32位|的CMOS |美巡賽| 478PIN |陶瓷 |
| 文件頁數(shù)： | 83/89頁 |
| 文件大?。?/td> | 1672K |
| 代理商： | RH80530NZ009256 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁當(dāng)前第83頁第84頁第85頁第86頁第87頁第88頁第89頁
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
83
RSP# (I - AGTL)
The RSP# (Response Parity) signal is driven by the response agent (the agent responsible for
completion of the current transaction) during assertion of RS[2:0]#. RSP# provides parity protection
for RS[2:0]#. RSP# should be connected to the appropriate pins/balls on both agents on the system bus.
A correct parity signal is high if an even number of covered signals are low, and it is low if an odd
number of covered signals are low. During Idle state of RS[2:0]# (RS[2:0]#=000), RSP# is also high
since it is not driven by any agent guaranteeing correct parity.
RTTIMPEDP (I-Analog)
The RTTIMPEDP (R
TT
Impedance/PMOS) signal is used to configure the on-die AGTL termination.
Connect the RTTIMPEDP signal to V
SS
with a 56.2-
, 1% resistor.
SMI# (I - 1.5V Tolerant)
The SMI# (System Management Interrupt) is asserted asynchronously by system logic. On accepting a
System Management Interrupt, the processor saves the current state and enters System Management
Mode (SMM). An SMI Acknowledge transaction is issued, and the processor begins program
execution from the SMM handler.
STPCLK# (I - 1.5V Tolerant)
The STPCLK# (Stop Clock) signal, when asserted, causes the processor to enter a low-power Quick
Start state. The processor issues a Stop Grant Acknowledge special transaction and stops providing
internal clock signals to all units except the bus and APIC units. The processor continues to snoop bus
transactions and service interrupts while in the Quick Start state. When STPCLK# is deasserted and
other conditions in are met, the processor restarts its internal clock to all units and resumes execution.
The assertion of STPCLK# has no affect on the bus clock.
TCK (I - 1.5V Tolerant)
The TCK (Test Clock) signal provides the clock input for the test bus (also known as the test access
port).
TDI (I - 1.5V Tolerant)
The TDI (Test Data In) signal transfers serial test data to the processor. TDI provides the serial input
needed for JTAG support.
TDO (O - 1.5V Tolerant Open-drain)
The TDO (Test Data Out) signal transfers serial test data from the processor. TDO provides the serial
output needed for JTAG support.
TESTHI[2:1] (I - 1.25V Tolerant)
The TESTHI[2:1] (Test input High) signals are used during processor test and need to be pulled high
during normal operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH80530WZ014256 | Microprocessor |
| RJ80530GZ009512 | Microprocessor |
| RJ80530LZ800512 | Microprocessor |
| RJ80530MY650256 | MICROPROCESSOR|32-BIT|CMOS|BGA|479PIN|CERAMIC |
| RJ80530NZ001256 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80530NZ012256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80530NZ014256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80530WZ004256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80530WZ006256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| RH80530WZ014256 | 制造商:Intel 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。