- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372063 > RH80530NZ009256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC PDF資料下載
參數(shù)資料
| 型號： | RH80530NZ009256 |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC |
| 中文描述： | 微處理器| 32位|的CMOS |美巡賽| 478PIN |陶瓷 |
| 文件頁數(shù)： | 40/89頁 |
| 文件大?。?/td> | 1672K |
| 代理商： | RH80530NZ009256 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
Mobile Intel
Pentium
III Processor-M Datasheet
40
Datasheet
298340-002
Table 27. TAP Signal AC Specifications
1
Symbol
Parameter
Min
Max Unit
Figure
Notes
T30
TCK Frequency
—
16.67 MHz
T31
TCK Period
60
—
ns
6
T32
TCK High Time
25.0
ns
6
≥
V
CMOSREF
+0.2V, Note 2
T33
TCK Low Time
25.0
ns
6
≤
V
CMOSREF
-0.2V, Note 2
(V
CMOSREF
-0.2V) –
(V
+0.2V),
Notes 2, 3
T34
TCK Rise Time
5.0
ns
6
T35
TCK Fall Time
5.0
ns
6
(V
CMOSREF
+0.2V) –
(V
-0.2V) ,
Notes 2, 3
T36
TRST# Pulse Width
40.0
ns
16
Asynchronous, Note 2
T37
TDI, TMS Setup Time
5.0
ns
15
Note 4
T38
TDI, TMS Hold Time
14.0
ns
15
Note 4
T39
TDO Valid Delay
1.0
10.0
ns
15
Notes 5, 6
T40
TDO Float Delay
25.0
ns
15
Notes 2, 5, 6
T41
All Non-Test Outputs Valid Delay
2.0
25.0
ns
15
Notes 5, 7, 8
T42
All Non-Test Outputs Float Delay
25.0
ns
15
Notes 2, 5, 7, 8
T43
All Non-Test Inputs Setup Time
5.0
ns
15
Notes 4, 7, 8
T44
NOTES:
1.
All AC timings for TAP signals are referenced to the TCK rising edge at 1.0V. All TAP and CMOS signals are
referenced at 1.0V.
2.
Not 100% tested. Specified by design/characterization.
3.
1 ns can be added to the maximum TCK rise and fall times for every 1 MHz below 16 MHz.
4.
Referenced to TCK rising edge.
5.
Referenced to TCK falling edge.
6.
Valid delay timing for this signal is specified into 150
terminated to 1.5V and 0 pF of external load. For real
system timings these specifications must be derated for external capacitance at 105 ps/pF.
7.
Non-Test Outputs and Inputs are the normal output or input signals (except TCK, TRST#, TDI, TDO, and TMS).
These timings correspond to the response of these signals due to boundary scan operations.
8.
During Debug Port operation use the normal specified timings rather than the TAP signal timings.
All Non-Test Inputs Hold Time
13.0
ns
15
Notes 4, 7, 8
Table 28. Quick Start/Deep Sleep AC Specifications
1
Symbol
Parameter
Min Max
Unit
Figure
Notes
T45
Quick Start Cycle Completion to Clock Stop or
DPSLP# assertion
100
BCLKs 17, 18
T46
Quick Start Cycle Completion to Input Signals Stable
0
μ
s
17, 18
T47
Deep Sleep PLL Lock Latency
0
30
μ
s
ns
17, 18
Note 2
T48
STPCLK# Hold Time from PLL Lock
0
17, 18
T49
NOTES:
1.
Input signals other than RESET# and BPRI# must be held constant in the Quick Start state.
2.
The BCLK, BCLK# Settling Time specification (T60) applies to Deep Sleep state exit under all conditions.
Input Signal Hold Time from STPCLK# Deassertion
8
BCLKs 17, 18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH80530WZ014256 | Microprocessor |
| RJ80530GZ009512 | Microprocessor |
| RJ80530LZ800512 | Microprocessor |
| RJ80530MY650256 | MICROPROCESSOR|32-BIT|CMOS|BGA|479PIN|CERAMIC |
| RJ80530NZ001256 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80530NZ012256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80530NZ014256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80530WZ004256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80530WZ006256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| RH80530WZ014256 | 制造商:Intel 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。