參數(shù)資料
型號(hào)： RH80530NZ009256
英文描述： MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
中文描述： 微處理器| 32位|的CMOS |美巡賽| 478PIN |陶瓷
文件頁數(shù)： 77/89頁
文件大?。?/td> 1672K
代理商： RH80530NZ009256
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
77
wire-OR glitches associated with simultaneous edge transitions driven by multiple drivers, BNR# is
activated on specific clock edges and sampled on specific clock edges.
BP[3:2]# (I/O - AGTL)
The BP[3:2]# (Breakpoint) signals are the System Support group Breakpoint signals. They are outputs
from the processor that indicate the status of breakpoints.
BPM[1:0]# (I/O - AGTL)
The BPM[1:0]# (Breakpoint Monitor) signals are breakpoint and performance monitor signals. They
are outputs from the processor that indicate the status of breakpoints and programmable counters used
for monitoring processor performance.
BPRI# (I - AGTL)
The BPRI# (Bus Priority Request) signal is used to arbitrate for ownership of the system bus. It must
be connected to the appropriate pins/balls on both agents on the system bus. Observing BPRI# active
(as asserted by the priority agent) causes the processor to stop issuing new requests, unless such
requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until all of
its requests are completed and then releases the bus by deasserting BPRI#.
BREQ0# (I/O - AGTL)
The BREQ0# (Bus Request) signal is a processor Arbitration Bus signal. The processor indicates that it
wants ownership of the system bus by asserting the BREQ0# signal.
During power-up configuration, the central agent must assert the BREQ0# bus signal. The processor
samples BREQ0# on the active-to-inactive transition of RESET#. Optionally, this signal may be
grounded with a 10-ohm resistor.
BSEL[1:0] (O – 3.3V Tolerant)
The BSEL[1:0] (Select Processor System Bus Speed) signal is used to configure the processor for the
system bus frequency. The chipset and system clock generator also uses the BSEL signals. The
VTTPWRGD signal informs the processor to output the BSEL signals. During power up the BSEL
signals will be indeterminate for a small period of time. The chipset and clock generator should not
sample the BSEL signals until the VTTPWRGD signal is asserted. The assertion of the VTTPWRGD
signal indicates that the BSEL signals are stable and driven to a final state by the processor. Please
refer to Figure 12 for the timing relationship between the BSEL and VTTPWRGD signals.
Table 44 shows the encoding scheme for BSEL[1:0]. The only supported system bus frequency for the
Mobile Intel Pentium
III
Processor-M is 133 MHz. The Low Voltage Mobile Intel Pentium
III
Processor-M will support both 100-MHz and 133-MHz bus frequencies. The Ultra Low Voltage
Mobile Intel Pentium
III
Processor-M will support both 100-MHz and 133-MHz bus frequencies (see
product features for specific supported frequencies). If another frequency is used then the processor is
not guaranteed to function properly.
相關(guān)PDF資料
PDF描述
RH80530WZ014256 Microprocessor
RJ80530GZ009512 Microprocessor
RJ80530LZ800512 Microprocessor
RJ80530MY650256 MICROPROCESSOR|32-BIT|CMOS|BGA|479PIN|CERAMIC
RJ80530NZ001256 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RH80530NZ012256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530NZ014256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530WZ004256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530WZ006256 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
RH80530WZ014256 制造商:Intel 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*