
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
11
1.1
Overview
Performance features
— Supports the Intel Architecture with Dynamic Execution
— Supports the Intel Architecture MMX technology
— Supports Streaming SIMD Extensions for enhanced video, sound, and 3D performance
— Supports Enhanced Intel SpeedStep Technology
— Integrated Intel Floating Point Unit compatible with the IEEE 754 standard
— Data Prefetch Logic
On-die primary (L1) instruction and data caches
— 4-way set associative, 32-byte line size, 1 line per sector
— 16-Kbyte instruction cache and 16-Kbyte write-back data cache
— Cacheable range controlled by processor programmable registers
On-die second level (L2) cache
— 8-way set associative, 32-byte line size, 1 line per sector
— Operates at full core speed
— 512-Kbyte ECC protected cache data array
AGTL system bus interface
— 64-bit data bus, 100-MHz and 133-MHz operation
— Uniprocessor, two loads only (processor and chipset)
— Integrated termination
Processor clock control
— Quick Start for low power, low exit latency clock “throttling”
— Deep Sleep mode for lower power dissipation
— Deeper Sleep mode for lowest power dissipation
Thermal diode for measuring processor temperature
1.2
State of the Data
All information in this document is the best available information at the time of publication. Revisions
of this document will be provided on an as-required basis in the
Mobile Intel
Pentium
III
Processor
and Mobile Intel
Pentium
III
Processor-M Specification Update
.