SRAM burst read CS* controlled, four word (4-2-2-2), burst read (wait = 2, BCYC = 01) Notes: 1 " />
參數(shù)資料
型號(hào): NS7520B-1-I55
廠(chǎng)商: Digi International
文件頁(yè)數(shù): 30/68頁(yè)
文件大?。?/td> 0K
描述: IC ARM MICROPROCESSOR 177BGA
標(biāo)準(zhǔn)包裝: 160
系列: NET+ARM®
應(yīng)用: 網(wǎng)絡(luò)處理器
核心處理器: ARM7
程序存儲(chǔ)器類(lèi)型: 外部程序存儲(chǔ)器
RAM 容量: 外部
接口: EBI/EMI,以太網(wǎng),DMA,SPI,UART
輸入/輸出數(shù): 16
電源電壓: 1.4 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 177-LFBGA
包裝: 托盤(pán)
供應(yīng)商設(shè)備封裝: 177-BGA(13x13)
SRAM timing
32
NS 75 20 Da ta shee t
03 /2 00 6
SRAM burst read
CS* controlled, four word (4-2-2-2), burst read (wait = 2, BCYC = 01)
Notes:
1
If the next transfer is DMA, null periods between memory transfers can occur. Thirteen clock
pulses are required for DMA context switching.
2
Port size determines which byte enable signals are active:
8-bit port = BE3*
16-bit port = BE[3:0]
32-bit port = BE[3:0]
3
The TW cycles are present when the WAIT field is set to 2 or more.
4
The TA* and TEA*/LAST signals are for reference only.
T1
TW
T2
TW
T2
TW
T2
TW
T2
Note-1 T1
12
18
28
27
36
6
31
30
11
10
BCLK
TA* (Note-4)
TEA*/LAST (Note-4)
A[27:0]
BE[3:0]* (Note-2)
CS[4:0]*
read D[31:0]s
Sync OE*
CS0OE*
RW*
相關(guān)PDF資料
PDF描述
ORSO82G5-3F680C IC FPSC TRANSCEIVER 8CH 680-BGA
ORT82G5-3F680C IC FPSC TRANSCEIVER 8CH 680-BGA
ORT8850L-1BMN680I IC TRANCEIVERS FPSC 680FPGAM
ORT8850L-3BM680C IC FPSC TRANSCEIVER 8CH 680-BGA
P1010PSE5HFA MPU PROTO 800/667 425-TEPBGA1
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NS752AL 制造商:Hubbell Wiring Device-Kellems 功能描述:PLATE, 1GANG,W/2 F-CONNECTORS,AL
NS752I 制造商:Hubbell Wiring Device-Kellems 功能描述:PLATE, 1GANG,W/2 F-CONNECTORS,EI
NS752LA 制造商:Hubbell Wiring Device-Kellems 功能描述:PLATE, 1GANG,W/2 F-CONNECTORS,LA
NS752W 制造商:Hubbell Wiring Device-Kellems 功能描述:PLATE, 1GANG,W/2 F-CONNECTORS,WH
NS755AL 制造商:Hubbell Wiring Device-Kellems 功能描述:PLATE, MIDSIZE,W/F-CONN/6POS,6CON,AL