- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90871AV (ZARLINK SEMICONDUCTOR INC) Flexible 8K Digital Switch (F8KDX) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90871AV |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | Flexible 8K Digital Switch (F8KDX) |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PBGA196 |
| 封裝： | 15 X 15 MM, 1 MM PITCH, LBGA-196 |
| 文件頁(yè)數(shù)： | 40/65頁(yè) |
| 文件大?。?/td> | 639K |
| 代理商： | MT90871AV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
MT90871
Data Sheet
40
Zarlink Semiconductor Inc.
The
LIDR0 to LIDR15
registers are configured as follows:
13.5.1
Local Input Delay Bits 4-0 (LID4 - LID0)
These five bits define the delay from the bit boundary that the receiver uses to sample each input. Input bit delay
adjustment can range up to 7
3
/
4
bit periods forward, with resolution of
1
/
4
bit period.
This can be described as:
LIDn(4:0) = (no. of bits delay) / 4.
For example, if LIDn(4:0) is set to 10011 (19), the input bit delay = 19 *
1
/
4
= 4
3
/
4.
Table 19 "Local Input Bit Delay Programming Table" illustrates the bit delay selection.
LIDRn Bit
(where n = 0 to 15)
Name
Reset
Description
15-5
Reserved
0
Reserved
4-0
LIDn(4:0)
0
Local Input Bit Delay Register
The binary value of these bits refers to the input bit delay value for the
Local input stream
Table 18- Local Channel Delay Register (LIDRn) Bits
Corresponding Delay Bits
Data Rate
LID4
LID3
LID2
LID1
LID0
0 (Default)
0
0
0
0
0
1/4
0
0
0
0
1
1/2
0
0
0
1
0
3/4
0
0
0
1
1
1
0
0
1
0
0
1 1/4
0
0
1
0
1
1 1/2
0
0
1
1
0
1 3/4
0
0
1
1
1
2
0
1
0
0
0
2 1/4
0
1
0
0
1
2 1/2
0
1
0
1
0
2 3/4
0
1
0
1
1
3
0
1
1
0
0
3 1/4
0
1
1
0
1
3 1/2
0
1
1
1
0
3 3/4
0
1
1
1
1
4
1
0
0
0
0
4 1/4
1
0
0
0
1
Table 19- Local Input Bit Delay Programming Table
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
| MT91600AN | Programmable SLIC |
| MT91600AN1 | Programmable SLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90871AV2 | 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE 8K DIGITAL SWITCH - Bulk 制造商:Microsemi Corporation 功能描述:IC, TDM SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90880 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880BP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。