- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90871AV (ZARLINK SEMICONDUCTOR INC) Flexible 8K Digital Switch (F8KDX) PDF資料下載
參數(shù)資料
| 型號： | MT90871AV |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | Flexible 8K Digital Switch (F8KDX) |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PBGA196 |
| 封裝： | 15 X 15 MM, 1 MM PITCH, LBGA-196 |
| 文件頁數(shù)： | 24/65頁 |
| 文件大?。?/td> | 639K |
| 代理商： | MT90871AV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
MT90871
Data Sheet
24
Zarlink Semiconductor Inc.
Figure 14 - Backplane Port External High Impedance Control Bit Timing.
Figure 14, Backplane Port External High Impedance Control Bit Timing. shows the channel control bits for
BCSTo0
and
BCSTo1
in one possible scenario which includes stream
BSTo0
at a data-rate of 16.384Mb/s,
BSTo1
at 8.192Mb/s,
BSTo6
at 4.096Mb/s and
BSTo7
at 2.048Mb/s. All remaining streams are operated at a
data-rate of 16.384Mb/s.
4.2.2
BORS Set HIGH
The Backplane Output Enable Bit (
BE
) of the Backplane Connection Memory has direct per-channel control on
the high-impedance state of the Backplane Output streams,
BSTo0-15
. Programming a LOW state will set the
stream output of the MT90871 to High Impedance for the duration of the channel period. See section 12.4
"Backplane Connection Memory Bit Definition", for programming details.
The
BCSTo0-1
outputs are held in a high-impedance state.
5.0
Data delay through the switching paths
For all data rates, the received serial data is converted to parallel format and stored sequentially in the data
memory. Each data memory location corresponds to an input stream and channel number. To provide constant
delay and maintain frame integrity, the MT90871 utilizes four pages of data memory. Consecutive frames are
written in turn to each page of memory. Reading is controlled to allow a channel data written in frame N to be
read during frame N+3.
A constant delay of three frames is applied to all switching paths irrespective of data-rate or channel number.
See Figure 15.
Chan 0 Bit 7
Chan 0 Bit 6
Chan 63 Bit 1
Chan 63 Bit 0
Chan 0
Bit 7
Chan 63
Bit 0
7
6
5
4
3
2
3
2
1
0
5
4
1
6
0
7
7
6
0
Chan 0
Bit 7
Chan 0
Bit 6
Chan 0
Bit 5
Chan 0
Bit 4
Chan 127
Bit 3
Chan 127
Bit 2
Chan 127
Bit 1
Chan 127
Bit 0
Chan 0
Bit 7
Chan 127
Bit 0
Channel 0 Bit 7
Channel 31 Bit 0
Chan 0
Bit 7
Chan 31
Bit 0
BCSTo0
BSTo0
(16Mb/s)
BSTo1
(8Mb/s)
BSTo6
(4Mb/s)
BSTo7
(2Mb/s)
C8o
FP8o
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
C
B
BCSTo1
One C16o period
Channel 0
Channel 255 bits 7-0
1
相關PDF資料 |
PDF描述 |
|---|---|
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
| MT91600AN | Programmable SLIC |
| MT91600AN1 | Programmable SLIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT90871AV2 | 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE 8K DIGITAL SWITCH - Bulk 制造商:Microsemi Corporation 功能描述:IC, TDM SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90880 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880BP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復。