- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90871AV (ZARLINK SEMICONDUCTOR INC) Flexible 8K Digital Switch (F8KDX) PDF資料下載
參數(shù)資料
| 型號： | MT90871AV |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | Flexible 8K Digital Switch (F8KDX) |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PBGA196 |
| 封裝： | 15 X 15 MM, 1 MM PITCH, LBGA-196 |
| 文件頁數(shù)： | 30/65頁 |
| 文件大?。?/td> | 639K |
| 代理商： | MT90871AV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
MT90871
Data Sheet
30
Zarlink Semiconductor Inc.
register or data register are serially shifted out towards the TDo. The data out of the TDo is clocked on the
falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo output is
set to a high impedance state.
Test Reset (TRST)
TRST
provides an asynchronous Reset to the JTAG scan structure. This pin is internally pulled to V
DD_IO
when not driven from an external source. This pin must be held LOW for normal (non-JTAG) device
operation.
11.2
TAP Registers
The MT90871 uses the public instructions defined in the IEEE 1149.1 standard with the provision of an
Instruction Register and three Test Data Registers.
11.2.1
Test Instruction Register
The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the Instruction
Register from the
TDi
pin when the TAP Controller is in the shift-IR state. Instructions are subsequently
decoded to achieve two basic functions: to select the Test Data Register to operate while the instruction is
current, and to define the serial Test Data Register path to shift data between
TDi
and
TDo
during data register
scanning.
11.2.2
Test Data Registers
11.2.2.1
The Boundary-Scan Register
The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around
the boundary of the MT90871 core logic.
11.2.2.2
The Bypass Register
The Bypass register is a single stage shift register to provide a one-bit path from
TDi
to
TDo
.
11.2.2.3 The Device Identification Register
The JTAG device ID for the MT90871 is 0087114B
H
.
11.3
Boundary Scan Description Language (BSDL) File
A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of
the IEEE 1149.1 test interface.
Version, Bits <31:28>:
Part No., Bits <27:12>:
Manufacturer ID, Bits <11:1>:
Header, Bit <0> (LSB):
0000
0000 1000 0111 0001
0001 0100 101
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
| MT91600AN | Programmable SLIC |
| MT91600AN1 | Programmable SLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90871AV2 | 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE 8K DIGITAL SWITCH - Bulk 制造商:Microsemi Corporation 功能描述:IC, TDM SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90880 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880BP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。