參數(shù)資料
型號(hào): MPC7410VS500LE
廠(chǎng)商: Freescale Semiconductor
文件頁(yè)數(shù): 34/56頁(yè)
文件大?。?/td> 0K
描述: IC MPU PPC 500MHZ 360-FCCLGA
標(biāo)準(zhǔn)包裝: 44
系列: MPC74xx
處理器類(lèi)型: 32-位 MPC74xx PowerPC
速度: 500MHz
電壓: 1.8V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 360-CLGA,F(xiàn)CCLGA
供應(yīng)商設(shè)備封裝: 360-FCCLGA(25x25)
包裝: 托盤(pán)
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
4
Freescale Semiconductor
Features
Decode
— Register file access
— Forwarding control
— Partial instruction decode
Completion
— Eight-entry completion buffer
— Instruction tracking and peak completion of two instructions per cycle
— Completion of instructions in program order while supporting out-of-order instruction execution,
completion serialization, and all instruction flow changes
Fixed point units (FXUs) that share 32 GPRs for integer operands
— Fixed point unit 1 (FXU1)—multiply, divide, shift, rotate, arithmetic, logical
— Fixed point unit 2 (FXU2)—shift, rotate, arithmetic, logical
— Single-cycle arithmetic, shifts, rotates, logical
— Multiply and divide support (multi-cycle)
— Early out multiply
Three-stage floating-point unit and a 32-entry FPR file
— Support for IEEE Std 754 single- and double-precision floating-point arithmetic
— Three-cycle latency, one-cycle throughput (single- or double-precision)
— Hardware support for divide
— Hardware support for denormalized numbers
— Time deterministic non-IEEE mode
System unit
— Executes CR logical instructions and miscellaneous system instructions
— Special register transfer instructions
AltiVec unit
— Full 128-bit data paths
— Two dispatchable units: vector permute unit and vector ALU unit.
— Contains its own 32-entry, 128-bit vector register file (VRF) with 6 renames
— The vector ALU unit is further subdivided into the vector simple integer unit (VSIU), the vector
complex integer unit (VCIU), and the vector floating-point unit (VFPU).
— Fully pipelined
Load/store unit
— One-cycle load or store cache access (byte, half word, word, double word)
— Two-cycle load latency with 1-cycle throughput
— Effective address generation
— Hits under misses (multiple outstanding misses)
— Single-cycle unaligned access within double-word boundary
— Alignment, zero padding, sign extend for integer register file
— Floating-point internal format conversion (alignment, normalization)
— Sequencing for load/store multiples and string operations
相關(guān)PDF資料
PDF描述
MPC8567VTAUJJ MPU POWERQUICC III 1023-PBGA
IDT70V9179L9PF8 IC SRAM 288KBIT 9NS 100TQFP
MPC8543ECPXAQGB MPU POWERQUICC III 783-PBGA
MPC8266AZUPJDC IC MPU POWERQUICC II 480-TBGA
ACB108DHAD CONN EDGECARD 216PS R/A .050 DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC7441 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MPC7445 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MPC7447 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MPC7447A 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MPC7447A_06 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications